Alternatives and similar repositories for sail-arm

Users that are interested in sail-arm are comparing it to the libraries listed below

• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆61Updated 3 weeks ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆76Updated 3 weeks ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆44Updated last month
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆119Updated 5 years ago
• rems-project / rmem
  rmem public repo
  ☆45Updated 2 months ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆133Updated 5 years ago
• bchurchill / pldi19-equivalence-checker
  Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"
  ☆44Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• draperlaboratory / VIBES
  Verified, Incremental, Binary Editing with Synthesis
  ☆52Updated 2 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆55Updated 2 weeks ago
• martin-cs / symfpu
  A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point
  ☆40Updated 4 months ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆157Updated 2 weeks ago
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆30Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆81Updated this week
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆105Updated this week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆44Updated 3 weeks ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆76Updated last week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• Gy-Hu / E-Syn2
  E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
  ☆19Updated last month
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆56Updated this week
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆59Updated last month
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆20Updated last week
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆60Updated 4 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆269Updated 2 weeks ago
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆49Updated last week