rems-project / sail-arm
Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
☆77Updated this week
Alternatives and similar repositories for sail-arm:
Users that are interested in sail-arm are comparing it to the libraries listed below
- CHERI-RISC-V model written in Sail☆57Updated last week
- Symbolic execution tool for Sail ISA specifications☆65Updated 2 weeks ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- rmem public repo☆41Updated 6 months ago
- Galois RISC-V ISA Formal Tools☆56Updated last year
- Semantic model for aspects of ELF static linking and DWARF debug information☆43Updated 2 months ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆41Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆63Updated this week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆146Updated 4 months ago
- RISC-V Specification in Coq☆111Updated 3 weeks ago
- Tools to process ARM's Machine Readable Architecture Specification☆126Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last week
- QEMU with support for CHERI☆57Updated this week
- Testing processors with Random Instruction Generation☆31Updated last week
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆40Updated 4 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- BTOR2 MLIR project☆23Updated last year
- RISC-V BSV Specification☆18Updated 5 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- Verifying OpenTitan☆23Updated last year
- Pono: A flexible and extensible SMT-based model checker☆89Updated this week
- COATCheck☆13Updated 6 years ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- A translation validation framework for MLIR☆80Updated 3 months ago
- Binary analysis in HOL☆35Updated this week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago