rems-project / sail-armLinks
Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
☆87Updated last month
Alternatives and similar repositories for sail-arm
Users that are interested in sail-arm are comparing it to the libraries listed below
Sorting:
- CHERI-RISC-V model written in Sail☆64Updated last month
- Example implementation of Arm's Architecture Specification Language (ASL)☆44Updated 2 months ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆119Updated 5 years ago
- Symbolic execution tool for Sail ISA specifications☆77Updated last month
- Tools to process ARM's Machine Readable Architecture Specification☆133Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- BTOR2 MLIR project☆26Updated last year
- Fork of LLVM adding CHERI support☆56Updated this week
- rmem public repo☆46Updated 3 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆158Updated last month
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆44Updated 5 years ago
- QEMU with support for CHERI☆59Updated last week
- Testing processors with Random Instruction Generation☆44Updated last month
- Verified, Incremental, Binary Editing with Synthesis☆52Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆106Updated last week
- Automatically generate a compiler using equality saturation☆30Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- Code repository for Coppelia tool☆23Updated 4 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆40Updated 5 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆20Updated last month
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆77Updated this week
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- COATCheck☆13Updated 6 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated 3 weeks ago
- ☆19Updated 10 years ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆21Updated 3 weeks ago
- Synthesis of loop-free programs☆19Updated last week
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago