Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
☆92Feb 20, 2026Updated 2 weeks ago
Alternatives and similar repositories for sail-arm
Users that are interested in sail-arm are comparing it to the libraries listed below
Sorting:
- Sail architecture definition language☆846Updated this week
- Symbolic execution tool for Sail ISA specifications☆87Feb 27, 2026Updated last week
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆15Dec 9, 2025Updated 2 months ago
- Solving floating point SMT constraints on a GPU☆50Dec 22, 2020Updated 5 years ago
- Sail RISC-V model☆672Updated this week
- Fuzz testing for Dafny☆13Jul 7, 2022Updated 3 years ago
- Python bindings for Apple's libcompression.☆15Updated this week
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Jul 30, 2023Updated 2 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Jul 25, 2024Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Jul 4, 2024Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Bedrock Bit Vector Library☆29Oct 28, 2025Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- LZBITMAP compression library☆54Jan 18, 2023Updated 3 years ago
- Research emulator for the ARM9 core in the Nintendo Wii☆24May 18, 2022Updated 3 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Semantic model for aspects of ELF static linking and DWARF debug information☆53Jul 20, 2025Updated 7 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- Extracting high level semantic information from binary code☆67Jun 13, 2019Updated 6 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- A tool for cross-checking Verilog compilers☆14Apr 16, 2025Updated 10 months ago
- A toy compiler made with LLVM☆16Aug 30, 2024Updated last year
- RTLMeter benchmark suite☆29Updated this week
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated last week
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆54Sep 14, 2025Updated 5 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- AMD Generic Encapsulated Software Architecture Platform Security Processor Configuration Block manipulation library☆16Dec 18, 2025Updated 2 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- PPC instruction tests☆11Jan 22, 2024Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago