Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
☆94Jun 19, 2026Updated last month
Alternatives and similar repositories for sail-arm
Users that are interested in sail-arm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Sail architecture definition language☆911Updated this week
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- Example implementation of Arm's Architecture Specification Language (ASL)☆61Jun 30, 2026Updated last month
- Rocq framework to define the semantics of CPU architectures☆38Jul 25, 2026Updated last week
- Symbolic execution tool for Sail ISA specifications☆91Jul 23, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Sail RISC-V model☆744Updated this week
- Bedrock Bit Vector Library☆30Jun 4, 2026Updated 2 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆29Updated this week
- Semantic model for aspects of ELF static linking and DWARF debug information☆59Jul 20, 2025Updated last year
- ☆16Jul 18, 2026Updated 2 weeks ago
- An experimental Agda kernel for Jupyter☆25Mar 9, 2022Updated 4 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆137Jan 1, 2020Updated 6 years ago
- ☆15Dec 9, 2025Updated 7 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Partial evaluator for Arm's Architecture Specification Language (ASL)☆18Jun 12, 2026Updated last month
- isla coq infrastructure☆22Mar 11, 2025Updated last year
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- ☆18May 1, 2020Updated 6 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- Browser based rce for iOS <= 14.3☆10May 26, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Regular expression Search on the command-line☆16Mar 31, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 6 months ago
- Sail code model of the CHERIoT ISA☆50Updated this week
- rmem public repo☆53May 21, 2025Updated last year
- Fuzz testing for Dafny☆12Jul 7, 2022Updated 4 years ago
- Solving floating point SMT constraints on a GPU☆50Dec 22, 2020Updated 5 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆168May 26, 2026Updated 2 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆18Jul 30, 2023Updated 3 years ago
- Recent papers related to hardware formal verification.☆78Sep 20, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- ARMv7 architecture plugin☆40Mar 7, 2024Updated 2 years ago
- A framework for finding completeness bugs in optimizing compiler toolchains.☆23Mar 4, 2024Updated 2 years ago
- Scalable Validator for Binary Lifters☆62Jun 28, 2020Updated 6 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆24Jul 4, 2024Updated 2 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year