rems-project / sail-arm
Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
☆77Updated last month
Alternatives and similar repositories for sail-arm:
Users that are interested in sail-arm are comparing it to the libraries listed below
- CHERI-RISC-V model written in Sail☆58Updated this week
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆41Updated last week
- Symbolic execution tool for Sail ISA specifications☆66Updated last month
- rmem public repo☆41Updated 7 months ago
- Tools to process ARM's Machine Readable Architecture Specification☆126Updated 5 years ago
- Galois RISC-V ISA Formal Tools☆56Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- Semantic model for aspects of ELF static linking and DWARF debug information☆43Updated 2 months ago
- QEMU with support for CHERI☆58Updated last week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆149Updated 5 months ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- Testing processors with Random Instruction Generation☆35Updated this week
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆40Updated 4 years ago
- RISC-V Specification in Coq☆111Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆28Updated this week
- Pono: A flexible and extensible SMT-based model checker☆92Updated last month
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆40Updated 2 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- A translation validation framework for MLIR☆81Updated 4 months ago
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- Verification of BPF JIT compilers☆54Updated last year
- ☆51Updated 8 years ago
- ☆19Updated 10 years ago
- Automatically generate a compiler using equality saturation☆28Updated 11 months ago
- Fork of LLVM adding CHERI support☆51Updated last week
- COATCheck☆13Updated 6 years ago
- BTOR2 MLIR project☆25Updated last year