Alternatives and similar repositories for sail-arm:

Users that are interested in sail-arm are comparing it to the libraries listed below

• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last week
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆41Updated 3 weeks ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated 3 weeks ago
• rems-project / rmem
  rmem public repo
  ☆41Updated 3 weeks ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 3 weeks ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated 2 weeks ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆126Updated 5 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆96Updated this week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆151Updated 6 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆37Updated last week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆70Updated 4 years ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆32Updated 2 years ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆111Updated 2 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 2 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated this week
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• martin-cs / symfpu
  A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point
  ☆40Updated last month
• bchurchill / pldi19-equivalence-checker
  Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"
  ☆41Updated 5 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆81Updated 3 weeks ago
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆44Updated 4 months ago
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆28Updated last year
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆52Updated 3 weeks ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago