Alternatives and similar repositories for sail-arm

Users that are interested in sail-arm are comparing it to the libraries listed below

• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆78Updated 2 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated 2 months ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆44Updated 3 weeks ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆57Updated last week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆46Updated 2 weeks ago
• bchurchill / pldi19-equivalence-checker
  Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"
  ☆44Updated 5 years ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆133Updated 5 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆59Updated last week
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆30Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆24Updated 3 weeks ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆35Updated last month
• rems-project / rmem
  rmem public repo
  ☆47Updated 3 months ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆81Updated this week
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated last week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆158Updated last month
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆109Updated this week
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆277Updated last week
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆55Updated 2 years ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆13Updated 4 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆79Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated last week
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆132Updated last year