Alternatives and similar repositories for sail-arm:

Users that are interested in sail-arm are comparing it to the libraries listed below

• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last week
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆41Updated last week
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated last month
• rems-project / rmem
  rmem public repo
  ☆41Updated 7 months ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated last week
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆126Updated 5 years ago
• rems-project / linksem
  Semantic model for aspects of ELF static linking and DWARF debug information
  ☆43Updated 3 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆35Updated last week
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆56Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• bchurchill / pldi19-equivalence-checker
  Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"
  ☆40Updated 4 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆57Updated last week
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆28Updated this week
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆92Updated last month
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 3 years ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆19Updated 5 years ago
• uw-unsat / serval-sosp19
  This repo contains the artifact for our SOSP'19 paper on Serval
  ☆29Updated 5 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆81Updated 4 months ago
• uw-unsat / serval
  ☆46Updated 2 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆150Updated 5 months ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆51Updated this week
• draperlaboratory / VIBES
  Verified, Incremental, Binary Editing with Synthesis
  ☆54Updated 2 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆63Updated this week
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆32Updated 2 years ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆111Updated last month
• andreas-abel / XED-to-XML
  XML representation of the x86 instruction set
  ☆28Updated 2 years ago