rems-project / sail-arm
Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
☆79Updated last month
Alternatives and similar repositories for sail-arm:
Users that are interested in sail-arm are comparing it to the libraries listed below
- CHERI-RISC-V model written in Sail☆58Updated last month
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- Symbolic execution tool for Sail ISA specifications☆66Updated last month
- Example implementation of Arm's Architecture Specification Language (ASL)☆41Updated last month
- rmem public repo☆41Updated last month
- Galois RISC-V ISA Formal Tools☆58Updated last month
- BTOR2 MLIR project☆25Updated last year
- Tools to process ARM's Machine Readable Architecture Specification☆127Updated 5 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆42Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆67Updated this week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆152Updated 7 months ago
- Semantic model for aspects of ELF static linking and DWARF debug information☆44Updated 4 months ago
- Testing processors with Random Instruction Generation☆37Updated last month
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 weeks ago
- RISC-V Specification in Coq☆114Updated 3 months ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆40Updated 2 months ago
- A translation validation framework for MLIR☆81Updated last month
- Pono: A flexible and extensible SMT-based model checker☆101Updated last week
- FPGA synthesis tool powered by program synthesis☆43Updated this week
- work in progress, playing around with btor2 in rust☆11Updated 3 months ago
- Liveness-driven random C code generator☆41Updated 10 months ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆29Updated this week
- QEMU with support for CHERI☆58Updated 2 weeks ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆71Updated last week
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Automatically generate a compiler using equality saturation☆28Updated last year
- A formal semantics of the RISC-V ISA in Haskell☆163Updated last year
- Code repository for Coppelia tool☆23Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago