psychogenic / microcotb
micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
☆13Updated last month
Alternatives and similar repositories for microcotb:
Users that are interested in microcotb are comparing it to the libraries listed below
- End-to-End Open-Source I2C GPIO Expander☆31Updated 3 weeks ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- GUI editor for hardware description designs☆28Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- datasheet generator☆28Updated 3 weeks ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated 2 weeks ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆13Updated 11 months ago
- ☆13Updated last year
- Drawio => VHDL and Verilog☆53Updated last year
- Digital Circuit rendering engine☆38Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆10Updated last week
- ☆20Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆28Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- ☆30Updated 4 years ago
- An abstract language model of VHDL written in Python.☆51Updated this week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A compact, configurable RISC-V core☆11Updated 3 weeks ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- 12 bit SAR ADC for TinyTapeout 7☆12Updated 10 months ago