psychogenic / microcotbLinks
micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
☆13Updated 3 months ago
Alternatives and similar repositories for microcotb
Users that are interested in microcotb are comparing it to the libraries listed below
Sorting:
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- sump3 logic analyzer☆19Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- 12 bit SAR ADC for TinyTapeout 7☆12Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- Lattice HX4K breakout board, designed for hand-assembly☆11Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆30Updated 4 years ago
- Digital Circuit rendering engine☆39Updated last year
- GUI editor for hardware description designs☆28Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆30Updated 2 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- assorted library of utility cores for amaranth HDL☆92Updated 8 months ago
- ☆41Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆20Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- CRUVI Standard Specifications☆19Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- A flexible and scalable development platform for modern FPGA projects.☆25Updated this week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago