psychogenic / microcotb
micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
☆13Updated 3 weeks ago
Alternatives and similar repositories for microcotb:
Users that are interested in microcotb are comparing it to the libraries listed below
- Generate symbols from HDL components/modules☆20Updated 2 years ago
- sump3 logic analyzer☆19Updated 3 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- CRUVI Standard Specifications☆17Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- sample VCD files☆36Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- GUI editor for hardware description designs☆28Updated last year
- Virtual development board for HDL design☆41Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆12Updated 11 months ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- ☆40Updated 2 years ago
- ☆30Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- An abstract language model of VHDL written in Python.☆51Updated last week
- Small footprint and configurable Inter-Chip communication cores☆56Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Solving Sudokus using open source formal verification tools☆16Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago