slap-flop / slap-artifactsLinks
This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear at the 2025 IEEE Symposium on Security and Privacy.
☆20Updated 8 months ago
Alternatives and similar repositories for slap-artifacts
Users that are interested in slap-artifacts are comparing it to the libraries listed below
Sorting:
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆63Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆20Updated last year
- ☆27Updated last year
- ☆17Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆37Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆26Updated 3 months ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated 2 years ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆56Updated last week
- Defeating Pointer Authentication on the Apple M1 with Hardware Attacks☆44Updated 3 years ago
- TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)☆82Updated 10 months ago
- Patch your macOS kernel to enable support for the high-resolution timers on M1☆35Updated 5 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 5 months ago
- ☆18Updated 3 years ago
- Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.☆39Updated last year
- HW interface for memory caches☆28Updated 5 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated 2 years ago
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated last year
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Updated 2 years ago
- Student Starter Code for Secure Hardware Design at MIT☆80Updated last year
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆34Updated 3 years ago
- ☆40Updated 2 years ago
- This repo demonstrates the Return-to-Non-Secure (ret2ns) vulnerability on ARM Cortex-M TrustZone. It contains the attack and defense demo…☆32Updated last year
- Proof-of-concept for the GhostWrite CPU bug.☆116Updated last year
- Materials from the DEF CON 30 talk on PACMAN☆33Updated 2 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels☆75Updated 2 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated last month
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆60Updated 4 months ago