slap-flop / slap-artifactsLinks
This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear at the 2025 IEEE Symposium on Security and Privacy.
☆22Updated 11 months ago
Alternatives and similar repositories for slap-artifacts
Users that are interested in slap-artifacts are comparing it to the libraries listed below
Sorting:
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆64Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Updated last year
- ☆20Updated 2 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆31Updated 6 months ago
- ☆30Updated last year
- Defeating Pointer Authentication on the Apple M1 with Hardware Attacks☆48Updated 3 years ago
- Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.☆41Updated last year
- ☆12Updated 9 months ago
- TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)☆85Updated last year
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆59Updated last week
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆65Updated 7 months ago
- This repo demonstrates the Return-to-Non-Secure (ret2ns) vulnerability on ARM Cortex-M TrustZone. It contains the attack and defense demo…☆34Updated 2 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Updated 8 months ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆31Updated 2 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Patch your macOS kernel to enable support for the high-resolution timers on M1☆37Updated 8 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Updated 2 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆138Updated last year
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆64Updated last year
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Updated last year
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆15Updated last month
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆33Updated 2 weeks ago
- Student Starter Code for Secure Hardware Design at MIT☆85Updated last year
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated 2 years ago
- Materials from the DEF CON 30 talk on PACMAN☆34Updated 3 years ago
- ☆17Updated 3 years ago
- M1 bare metal project in Rust☆31Updated 3 years ago
- ☆47Updated this week