tommythorn / yariLinks
YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includes a complete SoC, simulator, GDB stub, scripts, and various examples.
☆45Updated 7 months ago
Alternatives and similar repositories for yari
Users that are interested in yari are comparing it to the libraries listed below
Sorting:
- USB 1.1 Device IP Core☆21Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Open Processor Architecture☆26Updated 9 years ago
- PS2 interface☆19Updated 7 years ago
- ☆10Updated 5 years ago
- OpenSPARC-based SoC☆69Updated 10 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆49Updated 11 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 12 years ago
- ☆63Updated 6 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A bit-serial CPU☆19Updated 5 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 9 years ago