tommythorn / yariLinks
YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includes a complete SoC, simulator, GDB stub, scripts, and various examples.
☆45Updated 10 months ago
Alternatives and similar repositories for yari
Users that are interested in yari are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- LatticeMico32 soft processor☆107Updated 11 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ☆63Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- OpenSPARC-based SoC☆70Updated 11 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Generic Logic Interfacing Project☆47Updated 5 years ago
- RISC-V processor☆32Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- FPGA Development for the parallella☆19Updated 8 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- PicoRV☆43Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago