tommythorn / yariView external linksLinks
YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includes a complete SoC, simulator, GDB stub, scripts, and various examples.
☆45Dec 4, 2024Updated last year
Alternatives and similar repositories for yari
Users that are interested in yari are comparing it to the libraries listed below
Sorting:
- I2S Digital Audio Components☆12May 27, 2014Updated 11 years ago
- The framework for next generation data center.☆29Aug 24, 2025Updated 5 months ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- Partial implementation of Knuth's MMIX processor (FPGA softcore)☆54Apr 27, 2025Updated 9 months ago
- ☆13Nov 29, 2025Updated 2 months ago
- A collection of core generators to use with FuseSoC☆17Aug 23, 2024Updated last year
- For CPU experiment☆14Feb 23, 2021Updated 4 years ago
- My KiCAD libraries☆21Dec 26, 2025Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- uefi app/bootloader development sandbox☆15Apr 25, 2016Updated 9 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆23Feb 23, 2023Updated 2 years ago
- Custom IC Creator Simulation tools☆21Dec 29, 2025Updated last month
- SX1255 as a software defined radio transceiver (repository for software)☆19Jul 8, 2025Updated 7 months ago
- LatticeMico32 soft processor☆107Oct 10, 2014Updated 11 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- K8s operator for Intel E810 Series NICs FW/DDP updates and Flow configuration API☆22Jun 25, 2025Updated 7 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- ☆24Oct 24, 2022Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Nov 5, 2021Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated 2 weeks ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- The VianaNET project targets physics education. The software enables to analyze the motion of colored objects in life-video and video fil…☆12Jan 4, 2023Updated 3 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆75Nov 19, 2025Updated 2 months ago
- A tool to generate FreeDSP Aurora plugins from SigmaStudio Exports, written in Perl.☆10Jul 28, 2020Updated 5 years ago
- A 60% Low Latency FPGA Mech Keyboard☆35Jan 31, 2024Updated 2 years ago