YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includes a complete SoC, simulator, GDB stub, scripts, and various examples.
☆48Dec 4, 2024Updated last year
Alternatives and similar repositories for yari
Users that are interested in yari are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The framework for next generation data center.☆30Aug 24, 2025Updated 9 months ago
- ☆13Nov 29, 2025Updated 6 months ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last month
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- I2S Digital Audio Components☆13May 27, 2014Updated 12 years ago
- Partial implementation of Knuth's MMIX processor (FPGA softcore)☆55Apr 27, 2025Updated last year
- The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction…☆12Dec 12, 2019Updated 6 years ago
- SX1255 as a software defined radio transceiver (repository for software)☆25Apr 2, 2026Updated last month
- Repository containing common Makefiles for setting up conda environments.☆10Feb 10, 2023Updated 3 years ago
- RISC-V Debugger☆17Apr 2, 2025Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated 4 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆64Nov 5, 2021Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- My KiCAD libraries☆22Apr 16, 2026Updated last month
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- FPGA Soft Processor IDE - Use Arduino Sketches and a schematic editor to make custom SOC designs for Papilo FPGA's.☆26Jan 31, 2017Updated 9 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆29Oct 7, 2024Updated last year
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Custom IC Creator Simulation tools☆27May 7, 2026Updated 3 weeks ago
- The Redfish Interop Validator is a python3 tool that will validate a service based on a profile given to the tool.☆17May 22, 2026Updated last week
- This operator will manage and configure data processing unit (DPUs) to be used in accelerating/offloading k8s networking functions☆12May 7, 2026Updated 3 weeks ago
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 11 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- The I/O side ARM MCU firmware for Granite Devices ARGON servo motor drive.☆18Sep 1, 2020Updated 5 years ago
- Basics of Embedded Audio Programming Tutorials☆14Apr 10, 2021Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- ☆16May 11, 2026Updated 2 weeks ago
- 收集有趣的、有用的、方便移植的开源仓库，大家有兴趣可以尝试移植到RT-Thread。☆15Oct 16, 2018Updated 7 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- FPGA based motion controller for RepRap style 3D printers☆16May 6, 2013Updated 13 years ago