mnasser431998 / bfu_dif_fft_rtlLinks
The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor
☆15Updated 2 years ago
Alternatives and similar repositories for bfu_dif_fft_rtl
Users that are interested in bfu_dif_fft_rtl are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 7 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- A compact, configurable RISC-V core☆12Updated 2 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- Open Source PHY v2☆31Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Verilog RTL Design☆45Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- ☆27Updated 4 years ago
- APB master and slave developed in RTL.☆18Updated this week
- Common SystemVerilog RTL modules for RgGen☆13Updated last month