mnasser431998 / bfu_dif_fft_rtl
The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor
☆13Updated last year
Related projects ⓘ
Alternatives and complementary repositories for bfu_dif_fft_rtl
- ☆39Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆43Updated 11 months ago
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago
- A compact, configurable RISC-V core☆11Updated last week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆13Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 7 months ago
- Repository gathering basic modules for CDC purpose☆50Updated 4 years ago
- ☆10Updated 4 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- UART -> AXI Bridge☆57Updated 3 years ago
- AXI Stream UART (verilog)☆9Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 7 months ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- UART models for cocotb☆23Updated last year
- ☆16Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- Extensible FPGA control platform☆54Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- ☆18Updated 8 years ago
- Complete tutorial code.☆12Updated 6 months ago