mnasser431998 / bfu_dif_fft_rtl
The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor
☆14Updated last year
Alternatives and similar repositories for bfu_dif_fft_rtl:
Users that are interested in bfu_dif_fft_rtl are comparing it to the libraries listed below
- ☆40Updated 3 years ago
- APB master and slave developed in RTL.☆14Updated last week
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- A compact, configurable RISC-V core☆11Updated last week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- APB UVC ported to Verilator☆11Updated last year
- Complete tutorial code.☆17Updated 11 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated 2 years ago
- ☆12Updated last month
- UART models for cocotb☆26Updated 2 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆11Updated last month
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 4 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- Generate testbench for your verilog module.☆37Updated 6 years ago
- Common SystemVerilog RTL modules for RgGen☆12Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆12Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago