mnasser431998 / bfu_dif_fft_rtlLinks
The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor
☆15Updated 2 years ago
Alternatives and similar repositories for bfu_dif_fft_rtl
Users that are interested in bfu_dif_fft_rtl are comparing it to the libraries listed below
Sorting:
- Python Tool for UVM Testbench Generation☆53Updated last year
- ☆41Updated 3 years ago
- APB master and slave developed in RTL.☆17Updated 3 months ago
- Complete tutorial code.☆21Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- ☆12Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 7 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆57Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 3 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆27Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆23Updated 11 months ago
- Common SystemVerilog RTL modules for RgGen☆13Updated 3 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- APB UVC ported to Verilator☆11Updated last year