The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor
☆15Apr 11, 2023Updated 3 years ago
Alternatives and similar repositories for bfu_dif_fft_rtl
Users that are interested in bfu_dif_fft_rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Feb 9, 2023Updated 3 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 9 months ago
- I2C models for cocotb☆45Mar 18, 2026Updated 3 months ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- AXI interface modules for Cocotb☆333Mar 13, 2026Updated 3 months ago
- RV64IMAC modelling using System Verilog HDL☆26Aug 10, 2024Updated last year
- Ethernet interface modules for Cocotb☆79Updated this week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- Example of an easy way to take cs notes☆11Mar 11, 2021Updated 5 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆17Jul 28, 2023Updated 2 years ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆28May 20, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 7 months ago
- ☆22Feb 3, 2026Updated 4 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆62May 24, 2026Updated 3 weeks ago
- Files for Advanced Integrated Circuits☆44May 24, 2026Updated 3 weeks ago
- ☆13Updated this week
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- A Full open-source/Full with Python/ interactive course for all who like to know "What are Communication Circuits?" from scratch to basic…☆12Jan 14, 2024Updated 2 years ago
- ☆16Aug 15, 2021Updated 4 years ago
- Cocotb AHB Extension - AHB VIP☆25Dec 12, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- Python module for 8B10B encoding and decoding☆12Jul 25, 2023Updated 2 years ago
- Examples for using pyuvm☆22Jun 5, 2024Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- This is a Latex template is only for RV College of Engineering students for their report writing in latex.☆26May 29, 2026Updated 3 weeks ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- A hardware component library developed with ROHD.☆113May 3, 2026Updated last month
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- ☆29Dec 24, 2023Updated 2 years ago
- Dense optical flow toolbox (from C.Liu)☆19Jun 14, 2012Updated 14 years ago