mnasser431998 / bfu_dif_fft_rtlLinks
The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor
☆15Updated 2 years ago
Alternatives and similar repositories for bfu_dif_fft_rtl
Users that are interested in bfu_dif_fft_rtl are comparing it to the libraries listed below
Sorting:
- ☆41Updated 3 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 4 months ago
- A compact, configurable RISC-V core☆11Updated last week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆46Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆73Updated 2 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆28Updated last year
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Generate testbench for your verilog module.☆38Updated 7 years ago
- APB master and slave developed in RTL.☆17Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆72Updated last month
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- UART models for cocotb☆29Updated 2 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago