mnasser431998 / bfu_dif_fft_rtlLinks
The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor
☆15Updated 2 years ago
Alternatives and similar repositories for bfu_dif_fft_rtl
Users that are interested in bfu_dif_fft_rtl are comparing it to the libraries listed below
Sorting:
- Python Tool for UVM Testbench Generation☆52Updated last year
- APB master and slave developed in RTL.☆15Updated 2 months ago
- ☆41Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- ☆12Updated 2 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 2 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A compact, configurable RISC-V core☆11Updated 2 months ago
- ☆12Updated 10 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆57Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated this week
- Verilog RTL Design☆39Updated 3 years ago
- UART models for cocotb☆29Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year