hatimak / sigma
☆14Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for sigma
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆34Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆11Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- A padring generator for ASICs☆22Updated last year
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 9 years ago
- Benchmarks for Yosys development☆22Updated 4 years ago
- Yosys Plugins☆20Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Connecting FPGA and MCU using Ethernet RMII☆22Updated 8 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- Time to Digital Converter (TDC)☆27Updated 3 years ago
- Xilinx Virtual Cable Daemon☆19Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆19Updated 4 years ago
- Triple Modular Redundancy☆24Updated 5 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- tinyVision.ai Vision & Sensor FPGA System on Module☆44Updated 3 years ago
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- ☆13Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆27Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 8 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 6 years ago
- ☆29Updated 3 years ago
- Delta Sigma DAC FPGA☆29Updated 10 months ago