This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA
☆14Nov 24, 2014Updated 11 years ago
Alternatives and similar repositories for DE2-115-SDRAM-Controller
Users that are interested in DE2-115-SDRAM-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 12 years ago
- Verilog Implementation of Otsu's algorithm☆13Jan 18, 2020Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 3 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆31Feb 9, 2018Updated 8 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- An incomplete port of Darknet (and YOLO) to the Qualcomm Snapdragon 820 processor using the Symphony System Manager SDK to better utilize…☆13Apr 5, 2017Updated 8 years ago
- Video digitizer add-on module for DE2-115 FPGA development board.☆13Apr 17, 2017Updated 8 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆31Nov 20, 2018Updated 7 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- Driver for the SHT3x temperature and humditiy sensor using STM32Cube HAL☆23Apr 17, 2023Updated 2 years ago
- Creating Fractals with integer operations.☆20Jan 23, 2026Updated 2 months ago
- A Python bytecode compiler written in Python. Based on a fork of https//github.com/pfalcon/python-compiler☆17Jan 28, 2021Updated 5 years ago
- Forth for the J1-CPU☆18Mar 13, 2017Updated 9 years ago
- ☆19Jul 12, 2024Updated last year
- Info and a logging script for the AN9002 multimeter☆15Jun 14, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- This is a basic project that takes video stream from OV7670 camera and displays via VGA on Artix7 FPGA.☆13Oct 25, 2018Updated 7 years ago
- RSSI Localization using a MATLAB server to calculate path loss model from RSSI data and plot real time position of User☆24Sep 14, 2014Updated 11 years ago
- A discouraging story.☆17May 8, 2018Updated 7 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 7 months ago
- ☆16Jan 1, 2023Updated 3 years ago
- replace all .mp3 files with rickroll, at a kernel level☆17Apr 19, 2021Updated 4 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A library to wrap Jupyter Notebook into Kubeflow component☆16Dec 4, 2020Updated 5 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Real time Python codes for TI AWR radars☆16Sep 15, 2019Updated 6 years ago
- Windfarm Open Data Analysis: “La Haute Borne” (Meuse, France)☆13Nov 12, 2018Updated 7 years ago
- Search framework for CAD files using the frequency domain☆13May 3, 2024Updated last year
- Template to compile Z80/Z180/EZ80 CPM programs with sdcc☆13Dec 8, 2019Updated 6 years ago
- ☆16Mar 18, 2024Updated 2 years ago