This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA
☆14Nov 24, 2014Updated 11 years ago
Alternatives and similar repositories for DE2-115-SDRAM-Controller
Users that are interested in DE2-115-SDRAM-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 6 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆32Feb 9, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- A toy c compiler written in python☆12Jan 9, 2024Updated 2 years ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- Real-time 3D rendering on DE2-115 FPGA board (2017, DCLab final project)☆12Aug 3, 2018Updated 7 years ago
- VLC media player - 3.0 branch - All pull requests are ignored, please follow https://wiki.videolan.org/Sending_Patches_VLC/☆11Feb 4, 2022Updated 4 years ago
- Video digitizer add-on module for DE2-115 FPGA development board.☆13Apr 17, 2017Updated 9 years ago
- An incomplete port of Darknet (and YOLO) to the Qualcomm Snapdragon 820 processor using the Symphony System Manager SDK to better utilize…☆13Apr 5, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple SDRAM Controller for DE10-Lite.☆14Jan 20, 2019Updated 7 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- Driver for the SHT3x temperature and humditiy sensor using STM32Cube HAL☆23Apr 17, 2023Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆14Sep 13, 2018Updated 7 years ago
- PoolMiningEngine Core is the multi-currency pool-engine powering. Bitcoin, Bitcoin Cash, Litecoin, Monero, Dash, Groestlcoin and more...☆14Oct 20, 2017Updated 8 years ago
- A Python bytecode compiler written in Python. Based on a fork of https//github.com/pfalcon/python-compiler☆17Jan 28, 2021Updated 5 years ago
- Introduction to AI on FPGAs☆43Mar 21, 2023Updated 3 years ago
- Where programmers share ideas and help each other grow☆12Jun 9, 2020Updated 6 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- Real time Python codes for TI AWR radars☆17Sep 15, 2019Updated 6 years ago
- BASIC interpreter for Arduino and STM32☆21Jan 31, 2019Updated 7 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆75Oct 26, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated last week
- A library to wrap Jupyter Notebook into Kubeflow component☆16Dec 4, 2020Updated 5 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- A discouraging story.☆18May 8, 2018Updated 8 years ago
- RV32I[M][A][C]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zbkb][_Zkne][_Zknh][_Zve32x][_Xkyber][_Xosvm] processor☆18Updated this week
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago