This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA
☆14Nov 24, 2014Updated 11 years ago
Alternatives and similar repositories for DE2-115-SDRAM-Controller
Users that are interested in DE2-115-SDRAM-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL☆23Aug 6, 2026Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆12Jul 28, 2019Updated 7 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆32Feb 9, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- arduino pwm to sbus☆11Jul 16, 2017Updated 9 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 4 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆14Oct 9, 2017Updated 9 years ago
- Pure Library implementation of LiDAR Odometry and Mapping [LOAM]☆14Jul 11, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Repository to replicate the Enigma Machine and the Turing-Welchman Bombe☆12Jun 19, 2019Updated 7 years ago
- Simple SDRAM Controller for DE10-Lite.☆14Jan 20, 2019Updated 7 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆15Sep 13, 2018Updated 8 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- A bare metal hello world in C for Risc-V using QEMU to test☆20Jul 21, 2024Updated 2 years ago
- PoolMiningEngine Core is the multi-currency pool-engine powering. Bitcoin, Bitcoin Cash, Litecoin, Monero, Dash, Groestlcoin and more...☆14Oct 20, 2017Updated 9 years ago
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- Forth for the J1-CPU☆18Mar 13, 2017Updated 9 years ago
- A Python bytecode compiler written in Python. Based on a fork of https//github.com/pfalcon/python-compiler☆17Jan 28, 2021Updated 5 years ago
- Mirror of git://git.savannah.gnu.org/tar.git☆11May 18, 2016Updated 10 years ago
- A set of scripts for creating a Haar cascade object detector using OpenCV.☆14Apr 5, 2017Updated 9 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated 3 months ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Pseudo-LRU implementation using 1-bit per entry and achieving Full-LRU performance.☆22Dec 17, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Rpitx, but has better pifmrds☆19Oct 1, 2025Updated last year
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆23Jul 12, 2026Updated 3 months ago
- Real time Python codes for TI AWR radars☆17Sep 15, 2019Updated 7 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆78Oct 26, 2016Updated 10 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- Black-Scholes style options pricing using Monte Carlo methods. Written in VHDL for the Cyclone IV FPGA board.☆11Jun 10, 2015Updated 11 years ago