Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predictor, and a 2-way superscalar pipeline processor issuing two instructions at a time. Intended for creators Yiming Gan and Dylan Vanmali.
☆14Oct 9, 2017Updated 9 years ago
Alternatives and similar repositories for Superscalar_Pipeline_Processor
Users that are interested in Superscalar_Pipeline_Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆12Jul 28, 2019Updated 7 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)☆17Nov 10, 2024Updated last year
- The Linux kernel for OrangePi A64☆12Mar 3, 2020Updated 6 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference☆16Jul 14, 2019Updated 7 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 8 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 9 years ago
- 现代编程思想公开课课后练习☆10Jul 4, 2024Updated 2 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆15Jul 24, 2020Updated 6 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Fast extraction of all external links from wikipedia☆13Sep 22, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe…☆19May 27, 2016Updated 10 years ago
- Fast division by invariant integers using multiplication☆14Apr 11, 2026Updated 6 months ago
- Builds and parses PCIe Transport Layer Packets (TLPs)☆45Jul 21, 2022Updated 4 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 7 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆23Dec 3, 2020Updated 5 years ago
- RSSI Localization using a MATLAB server to calculate path loss model from RSSI data and plot real time position of User☆24Sep 14, 2014Updated 12 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Aug 7, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- 32-bit RISC-V Emulator☆29Feb 23, 2019Updated 7 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆32Feb 9, 2018Updated 8 years ago
- Educational 16-bit MIPS Processor☆17Feb 16, 2019Updated 7 years ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- ☆15Sep 21, 2021Updated 5 years ago
- Integer Multiplier Generator for Verilog☆26Jul 4, 2025Updated last year