dvanmali / Superscalar_Pipeline_Processor
Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predictor, and a 2-way superscalar pipeline processor issuing two instructions at a time. Intended for creators Yiming Gan and Dylan Vanmali.
☆14Updated 7 years ago
Alternatives and similar repositories for Superscalar_Pipeline_Processor:
Users that are interested in Superscalar_Pipeline_Processor are comparing it to the libraries listed below
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆42Updated 8 months ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆26Updated 6 months ago
- Various caches written in Verilog-HDL☆117Updated 9 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆33Updated 9 months ago
- BlackParrot on Zynq☆35Updated 3 weeks ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆22Updated 6 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Advanced Architecture Labs with CVA6☆56Updated last year
- Asynchronous fifo in verilog☆33Updated 9 years ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆126Updated 5 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆20Updated 6 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- Complete tutorial code.☆17Updated 11 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆58Updated 4 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆42Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆63Updated 3 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago