dvanmali / Superscalar_Pipeline_Processor
View external linksLinks

Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predictor, and a 2-way superscalar pipeline processor issuing two instructions at a time. Intended for creators Yiming Gan and Dylan Vanmali.
15Oct 9, 2017Updated 8 years ago

Alternatives and similar repositories for Superscalar_Pipeline_Processor

Users that are interested in Superscalar_Pipeline_Processor are comparing it to the libraries listed below

Sorting:

Are these results useful?