ameyk1 / Fast-Fourier-TransformLinks
16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbenches in the simulation and compared with Matlab generated output.
☆18Updated 9 years ago
Alternatives and similar repositories for Fast-Fourier-Transform
Users that are interested in Fast-Fourier-Transform are comparing it to the libraries listed below
Sorting:
- 学习AXI接口,以及xilinx DDR3 IP使用☆40Updated 8 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆100Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Updated 4 years ago
- I2C controller core☆49Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆32Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆35Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Updated 6 years ago
- ☆18Updated 10 years ago
- I2C Master and Slave☆38Updated 10 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated 2 months ago
- UVM实战随书源码☆57Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- ☆74Updated 10 years ago
- Implement a bitonic sorting network on FPGA☆48Updated 4 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Updated 7 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- 8b10b Encoder/Decoder☆13Updated 11 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆101Updated last year
- ahb scram controller, design and verification☆28Updated 7 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- Implementation of the PCIe physical layer☆60Updated 7 months ago
- SPI Slave for FPGA in Verilog and VHDL☆221Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆150Updated 2 years ago
- fpga i2c slave verilog hdl rtl☆16Updated 10 years ago