16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbenches in the simulation and compared with Matlab generated output.
☆19May 27, 2016Updated 10 years ago
Alternatives and similar repositories for Fast-Fourier-Transform
Users that are interested in Fast-Fourier-Transform are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by us…☆13Nov 8, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- 基于STC单片机的智能垃圾箱☆13Jul 29, 2021Updated 4 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 9 years ago
- Age Prediction of Brain MRI by 3D VGG Network☆16Nov 10, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Contains code for C3D, LCN and TSM for action recognition models.☆10May 31, 2020Updated 6 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- ☆18Jun 19, 2021Updated 4 years ago
- vgg-2D转3D☆11Aug 31, 2018Updated 7 years ago
- Run Online-Realtime-Action-Recognition-based-on-OpenPose sucess☆11Apr 6, 2021Updated 5 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This project aims at predicting correlated column pairs in data tables by analyzing column names via large language models.☆11Aug 21, 2023Updated 2 years ago
- 全国电子设计大赛四旋翼项目程序源代码☆12Mar 9, 2017Updated 9 years ago
- ☆14Aug 13, 2021Updated 4 years ago
- Approaching Pedestrian Tracking problem on surveillance camera with YoloV5 for pedestrian detection and DeepSORT for tracking.☆14Aug 13, 2022Updated 3 years ago
- A MATLAB demonstration of under-water acoustic communication using OFDM technology. This demo implements simple multipath channels and al…☆32Nov 10, 2016Updated 9 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- ABSTRACT: In this paper, a two-stage grid connected photovoltaic system present which consists of inverter and dc-dc converter (Boost con…☆11Sep 15, 2021Updated 4 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- "基于路径规划的智能盲人导航车"-小车导航及避障☆24Apr 7, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆20Mar 11, 2025Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 6 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 5 years ago
- A PyTorch implementation of "SlowFast Networks for Video Recognition"☆22Aug 20, 2019Updated 6 years ago
- Parallel Redundancy Protocol (PRP version 1) software implementation☆14Apr 28, 2021Updated 5 years ago
- Models to classify audio samples from mechanized, motorized or industrial setting☆17Feb 16, 2020Updated 6 years ago
- LiteOS kernel for embedded devices with rich resources | 适用于资源较丰富嵌入式设备的LiteOS内核☆27Jun 7, 2026Updated last week
- 简易的flash模拟eeprom程序，支持磨损平衡，支持掉电安全☆17Dec 22, 2021Updated 4 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Expert annotated Hallmarks of Cancer Corpus☆21Sep 18, 2018Updated 7 years ago
- Digital Component Design course project.☆20Nov 7, 2018Updated 7 years ago
- 一个句子相似度算法包，适合中文句子进行相似度分析☆16Jun 8, 2018Updated 8 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- Leaderboard implementations for datasets produced by the Mosaic Team.☆20Jul 6, 2023Updated 2 years ago
- LiteOS kernel for devices with few resources| such as the MCU | 适用于MCU等各种资源极小设备的LiteOS内核☆27Jun 7, 2026Updated last week
- ☆18Apr 5, 2015Updated 11 years ago