A Claude Code plugin for process management from requirement sorting to delivery
☆29Jun 4, 2026Updated 3 months ago
Alternatives and similar repositories for fnw
Users that are interested in fnw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL agent team; Harness for Agentic hardware design and verificiation.☆51Aug 23, 2026Updated 2 weeks ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Updated this week
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 该项目需将多个eis数据（包含频率、实部、虚部）汇总到一个excel表格中（每个sheet一份数据），可将多个eis数据批量转化为DRT图谱。☆23Sep 19, 2024Updated last year
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated last year
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Official website for Jiachen Project (甲辰计划).☆66Aug 19, 2026Updated 3 weeks ago
- ☆11Nov 30, 2022Updated 3 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆105Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- Network on Chip for MPSoC☆30Aug 7, 2026Updated last month
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆50Aug 3, 2026Updated last month
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago
- SystemVerilog Development Environment☆53Aug 30, 2026Updated last week
- 使用verilog实现流水线 FFT☆16Jul 1, 2024Updated 2 years ago
- 物件導向-戴文凱☆12Jun 1, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆31Sep 6, 2026Updated last week
- 蚂蚁S9矿板移植pynq2.5☆46Sep 5, 2020Updated 6 years ago
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 11 months ago
- Board: PYNQ-Z2, Vitis version: 2022.1☆20Sep 2, 2024Updated 2 years ago
- Code for ICML 2023 paper "Quantifying the Knowledge in GNNs for Reliable Distillation into MLPs"☆22Sep 24, 2025Updated 11 months ago
- USB Type-C Power Delivery FPGA☆33Apr 24, 2026Updated 4 months ago
- Flute 3.1 with CMake support☆16Jul 25, 2019Updated 7 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Step by step tutorial for building CortexM0 SoC☆42Mar 29, 2022Updated 4 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- SDK for CeleX4 sensor.☆15Dec 12, 2019Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译☆22Jan 10, 2022Updated 4 years ago
- [ACM MM'24] CRLD: Cross-View Consistency Regularisation for Knowledge Distillation☆15Apr 10, 2025Updated last year
- ☆17Feb 9, 2023Updated 3 years ago