Istzqy / CIC-FilterView external linksLinks
关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
☆14Dec 25, 2023Updated 2 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆41Jun 22, 2021Updated 4 years ago
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- ISP☆13Nov 25, 2023Updated 2 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆14Oct 20, 2022Updated 3 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 5 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- End user documentation for libscopehal☆15Jan 31, 2026Updated 2 weeks ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- 基于 IMO25 和 Deep Research 的 Deep Think Agent☆49Oct 30, 2025Updated 3 months ago
- Python interface for Cadence Spectre☆21Aug 1, 2025Updated 6 months ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- 上位机软件与下位机FPGA采集卡实现UDP通信，接收发送的正弦波信号帧，并保存到本地文件☆13Apr 27, 2022Updated 3 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Jan 10, 2026Updated last month
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- Class Project - Digital Signal Processing☆15Jun 22, 2021Updated 4 years ago
- This is the repo for global precipitation nowcasting using IMERG dataset.☆16Feb 18, 2024Updated last year
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Dec 29, 2016Updated 9 years ago
- ☆18Jun 15, 2022Updated 3 years ago
- Upscaling satellite imagery using GAN by 4 times☆16Mar 14, 2022Updated 3 years ago
- C implementation of the CIC filter for decimation and interpolation.☆15Jul 9, 2020Updated 5 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆30Sep 13, 2025Updated 5 months ago
- 简单、好用、带绘图和STM32-ISP下载的串口助手。☆16Aug 19, 2020Updated 5 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- A simple and crude CIC filter implementation in Python3 for learning purposes☆22Aug 16, 2019Updated 6 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆18Aug 27, 2020Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 6 years ago
- ☆16Feb 5, 2021Updated 5 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- verilog☆21Jun 26, 2023Updated 2 years ago
- Python implementation of the MACE Bayesian optimization algorithm, with GPy used as the backend GP library☆21Jun 25, 2018Updated 7 years ago