Istzqy / CIC-FilterLinks
关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
☆12Updated last year
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆213Updated 2 years ago
- ☆74Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆195Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆273Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆186Updated 7 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆66Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆225Updated 2 years ago
- Radix-4 1024 point fft in verilog☆13Updated 5 years ago
- This is the main repository for all the examples for the book Practical UVM☆210Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- fpga i2c slave verilog hdl rtl☆15Updated 10 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆36Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆88Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆70Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆215Updated last year
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆151Updated 7 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- I2C Master and Slave☆37Updated 10 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago