关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
☆17Dec 25, 2023Updated 2 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆33May 6, 2017Updated 9 years ago
- End user documentation for libscopehal☆16Sep 26, 2026Updated 3 weeks ago
- 文档编写☆14Sep 19, 2020Updated 6 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆47Jun 22, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆195Aug 30, 2026Updated last month
- ☆16Feb 5, 2021Updated 5 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 11 years ago
- ISP☆14Nov 25, 2023Updated 2 years ago
- ☆20Jul 1, 2025Updated last year
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆16Jan 3, 2022Updated 4 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆17Oct 11, 2018Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆15Oct 20, 2022Updated 4 years ago
- 简单、好用、带绘图和STM32-ISP下载的串口助手。☆18Aug 19, 2020Updated 6 years ago
- A basic sales agent application using Streamlit for the user interface and LangChain for the AI component. The agent should be able to: .…☆16Mar 3, 2025Updated last year
- This is the repo for global precipitation nowcasting using IMERG dataset.☆20Feb 18, 2024Updated 2 years ago
- C implementation of the CIC filter for decimation and interpolation.☆15Jul 9, 2020Updated 6 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated 2 years ago
- The code written on the understanding of the paper: "Manifold Regularization: A Geometric Framework for Learning from Labeled and Unlabel…☆18Apr 2, 2018Updated 8 years ago
- STM32 BSP LIBRARY.☆13Jan 17, 2025Updated last year
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- Upscaling satellite imagery using GAN by 4 times☆16Mar 14, 2022Updated 4 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Aug 26, 2021Updated 5 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Dec 29, 2016Updated 9 years ago
- 基于FPGA的高性能双通道信号分析与自动测试系统 | 35MSPS双通道采样 | 8192点FFT频谱分析 | 数字锁相放大微弱信号检测 | 自动测试 | HDMI 720p实时显示☆21Nov 20, 2025Updated 11 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- 上位机软件与下位机FPGA采集卡实现UDP通信，接收发送的正弦波信号帧，并保存到本地文件☆14Apr 27, 2022Updated 4 years ago
- 制取美味蟹堡☆15Dec 29, 2025Updated 9 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 面向ECNU计算机科学与技术专业的本科生☆25Jul 20, 2024Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 9 months ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆24Jul 13, 2024Updated 2 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- verilog☆21Jun 26, 2023Updated 3 years ago