Istzqy / CIC-FilterLinks
关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
☆13Updated last year
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- Vivado诸多IP,包括图像处理等☆233Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- practice configure AHB-Lite bus protocol☆15Updated 6 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- ☆74Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆93Updated last year
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆188Updated 7 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆34Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated last week
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆196Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- This is the main repository for all the examples for the book Practical UVM☆212Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆278Updated 2 years ago
- Verification IP for I2C protocol☆49Updated 4 years ago
- ☆73Updated 9 years ago
- FPGA☆126Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆151Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- ☆38Updated 10 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆213Updated 2 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆95Updated 8 years ago
- This is for uvm_tb_gen☆50Updated 10 months ago