Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based triggering for the waveform.纯FPGA实现的音乐频谱和波形显示，支持SD卡加载背景图片，频谱1024点FFT矩形窗，波形FIR滤波触发
☆32Jan 24, 2025Updated last year
Alternatives and similar repositories for Music-Spectrum
Users that are interested in Music-Spectrum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ✌️UAV path planning: astar algorithm demo application. 一个基于 Astar 算法的无人机路径规划演示程序，使用 QT 框架实现☆32May 15, 2024Updated 2 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 6 years ago
- A PYNQ image for a Zynq-7010 FPGA based board☆54Feb 5, 2022Updated 4 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 7 months ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆36Sep 23, 2024Updated last year
- An up5k board to manage pulse-echo ultrasound acquisition.☆37Jul 16, 2024Updated 2 years ago
- ☆23Mar 25, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- 6GHz frequency-modulated continuous-wave radar with real-time range detection☆65Sep 20, 2020Updated 5 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆18Aug 4, 2019Updated 6 years ago
- Gemini Pro结构光相机☆16Nov 10, 2025Updated 8 months ago
- 磁悬浮装置，项目包含磁悬浮实现源码、原理图、PCB、3D模型。☆19Nov 5, 2025Updated 8 months ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- 基于 Ros2 Humble 的智能物流小车☆14Nov 4, 2023Updated 2 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LTE Turbo Decoder using BCJR algorithm☆11Apr 8, 2018Updated 8 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆32Feb 9, 2018Updated 8 years ago
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆28Dec 5, 2021Updated 4 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- ROS小车开发中底盘部分代码包括L298N电机驱动，MPU6050驱动，PID，卡尔曼滤波等☆16Sep 9, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- ☆11May 27, 2014Updated 12 years ago
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆30Dec 29, 2018Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- JustTrustMe的二次开发版本，用于禁用SSL证书校验，扩展了原来程序的功能。☆12Dec 12, 2018Updated 7 years ago
- 2023集创赛紫光同创杯一等奖项目☆179Jan 7, 2024Updated 2 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago