Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based triggering for the waveform.纯FPGA实现的音乐频谱和波形显示，支持SD卡加载背景图片，频谱1024点FFT矩形窗，波形FIR滤波触发
☆29Jan 24, 2025Updated last year
Alternatives and similar repositories for Music-Spectrum
Users that are interested in Music-Spectrum are comparing it to the libraries listed below
Sorting:
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 weeks ago
- ☆21Dec 9, 2018Updated 7 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34May 20, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- 基于 Ros2 Humble 的智能物流小车☆14Nov 4, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 7 years ago
- A plain simulation model for Frequency Hopping☆47May 18, 2019Updated 6 years ago
- 0 - 32 MHz full spectrum and SDR Receiver with a very cheap FPGA board☆49Aug 20, 2024Updated last year
- A PYNQ image for a Zynq-7010 FPGA based board☆45Feb 5, 2022Updated 4 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆43Mar 15, 2019Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- ☆14Jan 22, 2026Updated last month
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- ☆10Oct 18, 2024Updated last year
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- FPGA card looks like an nvme controller, but hides inside pcileech-fpga researching tool.☆37Mar 24, 2025Updated 11 months ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week