stanford-centaur / smt-switch
A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.
☆114Updated this week
Related projects ⓘ
Alternatives and complementary repositories for smt-switch
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆207Updated this week
- Pono: A flexible and extensible SMT-based model checker☆80Updated 2 weeks ago
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆335Updated 2 months ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆38Updated 2 years ago
- The opensmt solver☆77Updated this week
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆55Updated 9 years ago
- A library for building abstract interpretation-based analyses☆232Updated 2 weeks ago
- Apron Numerical Abstract Domain Library☆112Updated 2 months ago
- A verification tool for many memory models☆77Updated this week
- The Yices SMT Solver☆371Updated last week
- Files and tools for SMT-COMP, the International Satisfiability Modulo Theories Competition.☆28Updated 2 months ago
- slides for the book "Principles od Abstract Interpretation", P. Cousot, MIT Press, 2021☆13Updated last year
- A new context, field, and array-sensitive heap analysis for LLVM bitcode based on DSA.☆160Updated 4 months ago
- Static Analyzer for LLVM bitcode based on Abstract Interpretation☆275Updated 6 months ago
- SAT Solver SATCH☆107Updated 2 years ago
- Reads a state transition system and performs property checking☆76Updated this week
- Solver for Constrained Horn Clauses☆34Updated this week
- ☆25Updated 5 months ago
- Symbolic-execution-based verifier for the Viper intermediate verification language.☆79Updated last week
- A translation validation framework for MLIR☆73Updated 2 weeks ago
- A model checker for infinite-state systems.☆69Updated 3 years ago
- Approximate Model Counter☆70Updated 3 months ago
- ☆48Updated 8 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆60Updated this week
- Counter-example guided inductive synthesis (CEGIS) implementation for the SMT solver Z3 by Microsoft Research☆46Updated 7 years ago
- SAT Heritage: a community-driven effort for archiving, building and running more than thousand SAT solvers☆38Updated last year
- BTOR2 MLIR project☆16Updated 9 months ago
- microsat☆130Updated 2 years ago
- Collection of Verification Tasks (MOVED, please follow the link)☆184Updated 3 years ago
- Learning to Solve SMT Formulas Fast☆85Updated 4 months ago