Xilinx / GO-PYNQLinks
Xilinx Contest Kshitij 2019
☆19Updated 2 years ago
Alternatives and similar repositories for GO-PYNQ
Users that are interested in GO-PYNQ are comparing it to the libraries listed below
Sorting:
- Caffe to VHDL☆68Updated 5 years ago
- ☆83Updated 5 years ago
- ☆28Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- ☆109Updated 6 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- ☆30Updated 7 years ago
- ☆46Updated 5 years ago
- PYNQ Composabe Overlays☆74Updated last year
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 6 years ago
- Updated version of the XUP Workshops☆18Updated 7 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Updated 8 years ago
- ☆117Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Updated 5 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- HOG + SVM on FPGA☆27Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago