nqdtan / vck5000_vivado_ulpLinks
An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000
☆12Updated 11 months ago
Alternatives and similar repositories for vck5000_vivado_ulp
Users that are interested in vck5000_vivado_ulp are comparing it to the libraries listed below
Sorting:
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- ☆14Updated 2 years ago
- ☆24Updated 4 years ago
- ☆10Updated 2 years ago
- ☆13Updated 2 years ago
- ☆26Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆25Updated last year
- ☆55Updated 3 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆23Updated last month
- ☆36Updated 4 years ago
- A research shell for Alveo V80☆14Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 9 months ago
- ☆31Updated 2 months ago
- ☆30Updated 7 months ago
- CGRA framework with vectorization support.☆32Updated last week
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- EQueue Dialect☆40Updated 3 years ago
- Processing in Memory Emulation☆20Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆14Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- ☆91Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆74Updated 6 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆48Updated 3 months ago