An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000
☆14Jul 16, 2024Updated 2 years ago
Alternatives and similar repositories for vck5000_vivado_ulp
Users that are interested in vck5000_vivado_ulp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆23Jul 27, 2023Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆44Oct 30, 2026Updated last week
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Sep 28, 2026Updated last month
- Xilinx Modifications to Halide☆14May 3, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The Riallto Open Source Project from AMD☆87Apr 10, 2025Updated last year
- ☆14Mar 20, 2025Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆21Jan 4, 2026Updated 10 months ago
- ☆16Oct 25, 2022Updated 4 years ago
- IREE plugin repository for the AMD AIE accelerator☆137Sep 7, 2026Updated last month
- ☆26Feb 20, 2024Updated 2 years ago
- ☆65Mar 24, 2025Updated last year
- Application Mapping Framework for spatially mapping CGRAs using Genetic Algorithm☆11May 3, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- ☆155Updated this week
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 4 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- Gaia DR3 has 6.6M quasar candidates! We construct a new quasar catalog for cosmology with them.☆10Oct 2, 2026Updated last month
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆67Mar 8, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jan 2, 2026Updated 10 months ago
- ☆29Apr 7, 2025Updated last year
- ☆42Aug 1, 2024Updated 2 years ago
- ☆31Feb 21, 2021Updated 5 years ago
- Alveo Versal Example Design☆74Jun 11, 2026Updated 4 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆25Oct 31, 2024Updated 2 years ago
- ☆21Sep 29, 2026Updated last month
- ☆50Aug 21, 2024Updated 2 years ago
- FITS to Azimuth/Elevation using Astrometry.net--calibrate and plate scale images☆13Jul 9, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- [WIP] A toy C compiler written in Rust☆17Mar 4, 2022Updated 4 years ago
- p4 controller in Rust☆12Feb 22, 2021Updated 5 years ago
- ☆13May 31, 2026Updated 5 months ago
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆713Updated this week
- New MLIR dialect, attributes, and transformations for generating host driver code for AXI-based linalg accelerators.☆11Jan 8, 2024Updated 2 years ago
- ☆20Aug 9, 2022Updated 4 years ago