An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000
☆13Jul 16, 2024Updated last year
Alternatives and similar repositories for vck5000_vivado_ulp
Users that are interested in vck5000_vivado_ulp are comparing it to the libraries listed below
Sorting:
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- ☆16Oct 25, 2022Updated 3 years ago
- ☆25Jan 7, 2026Updated 2 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- ☆25Feb 20, 2024Updated 2 years ago
- ☆26Oct 6, 2023Updated 2 years ago
- ☆25Feb 11, 2025Updated last year
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- IREE plugin repository for the AMD AIE accelerator☆122Mar 2, 2026Updated last week
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆62Mar 24, 2025Updated 11 months ago
- The source code of "Agents of Autonomy: A Systematic Study of Robotics on Modern Hardware" paper☆29Dec 18, 2023Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆126Updated this week
- ☆31Feb 21, 2021Updated 5 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 4 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆60Mar 1, 2026Updated last week
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Oct 7, 2025Updated 5 months ago
- The Riallto Open Source Project from AMD☆85Apr 10, 2025Updated 10 months ago
- ☆21Nov 12, 2025Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Updated this week
- Vector search with bounded performance.☆36Jan 26, 2024Updated 2 years ago
- ☆36Aug 1, 2024Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 11 months ago
- Alveo Versal Example Design☆58Jan 28, 2026Updated last month
- ☆47Aug 21, 2024Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆593Updated this week
- A Progam-Behavior-Guided Far Memory System☆36Oct 26, 2023Updated 2 years ago
- hadoop 的 docker 集群配置☆10Jun 8, 2024Updated last year
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated 2 years ago
- Intel’s HERACLES accelerator introduces a new set of fundamental instructions, the Polynomial Instructions Set Architecture (P-ISA) that …☆50Feb 23, 2026Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆164Mar 3, 2026Updated last week
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago