nqdtan / vck5000_vivado_ulpLinks
An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000
☆13Updated last year
Alternatives and similar repositories for vck5000_vivado_ulp
Users that are interested in vck5000_vivado_ulp are comparing it to the libraries listed below
Sorting:
- ☆61Updated 7 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- ☆26Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 6 months ago
- ☆13Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- ☆29Updated 4 years ago
- ☆14Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆60Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆28Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- ☆105Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- EQueue Dialect☆41Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆42Updated 2 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆32Updated last year
- A research shell for Alveo V80☆19Updated 3 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ☆38Updated 7 months ago
- agile hardware-software co-design☆52Updated 3 years ago