☆15Dec 7, 2023Updated 2 years ago
Alternatives and similar repositories for qemu-ug-examples
Users that are interested in qemu-ug-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Device trees used by QEMU to describe the hardware☆70Oct 18, 2026Updated 2 weeks ago
- ECE 5745 Tutorial 6: Automated ASIC Flow☆10Feb 4, 2022Updated 4 years ago
- ZTE modem hacks☆14Sep 20, 2023Updated 3 years ago
- Arm System Architecture: Architecture Compliance Suite☆23Updated this week
- ☆12Jul 3, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- socat(1) fork with AF_VSOCK support. vsock support is now available with mainline socat 1.7.4 available at http://www.dest-unreach.…☆11Jan 31, 2020Updated 6 years ago
- ☆11Dec 19, 2022Updated 3 years ago
- ☆14Updated this week
- ☆10May 20, 2022Updated 4 years ago
- reverse-engineering tools for FPGA bitstreams (mirrored from https://code.google.com/p/debit)☆11Mar 20, 2015Updated 11 years ago
- M5Coreink Multi Sensor Air Station☆12Apr 19, 2024Updated 2 years ago
- got oriented programming gadget finder☆14May 5, 2024Updated 2 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆175Jun 25, 2026Updated 4 months ago
- Software Distributed Shared Memory (SDSM) for Linux☆10Jan 10, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Notes from my research reverse engineering the Xbox 360 hypervisor.☆16Feb 2, 2024Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Development and simulation framework for Application Specific Vector Processor☆17Mar 8, 2020Updated 6 years ago
- Windows kernel and bootmgfw obfuscated and running☆15Nov 16, 2025Updated 11 months ago
- ☆19Oct 5, 2020Updated 6 years ago
- simulating connection of micro processor and accelerator on a bus context with systemc language☆17Jul 22, 2018Updated 8 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Xilinx Virtual Cable server for FT2232H (targeted for ARM SBCs)☆21Mar 7, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Container building stuff☆17Aug 20, 2026Updated 2 months ago
- Heterogeneous memory mapper (hmmap)☆12Dec 4, 2020Updated 5 years ago
- Posh is a software framework used in cross-platform software development. It was created by Brian Hook. It is BSD licensed and as of 17 M…☆12Sep 16, 2020Updated 6 years ago
- Template application with OTA capability for https://github.com/espressif/esp-idf☆12Sep 7, 2017Updated 9 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆18Sep 17, 2013Updated 13 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆18Sep 5, 2023Updated 3 years ago
- Basic IncludeOS example☆16Nov 22, 2024Updated last year
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- Hardcaml wrappers for Xilinx memory primitives☆11Jul 10, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- KERNEL HOOK, anti rdtsc detection FOR proxmox.☆16Mar 3, 2024Updated 2 years ago
- Domain-Specific Architecture Generator 2☆28Oct 2, 2022Updated 4 years ago
- D3D11 Renderer☆18May 12, 2024Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Updated this week
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- NPL example applications provided for users☆12Jun 11, 2019Updated 7 years ago