C++ HDL (Hardware Description Language)
☆50Oct 9, 2026Updated this week
Alternatives and similar repositories for cpphdl
Users that are interested in cpphdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆88Aug 10, 2026Updated 2 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- Small footprint and configurable NVMe core.☆19Jul 14, 2026Updated 2 months ago
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 4 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Aug 22, 2022Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- UVM-SystemC reference implementation☆23Updated this week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- Communication framework for RTL simulation and emulation.☆324Sep 28, 2026Updated last week
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- ☆26Aug 10, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆53Jan 13, 2021Updated 5 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- ☆10May 27, 2026Updated 4 months ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Sep 9, 2026Updated last month
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- ☆24Mar 25, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆95Apr 12, 2026Updated 5 months ago
- Digital Design Equivalence Checking☆110Updated this week
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- ☆14Aug 7, 2024Updated 2 years ago
- GUI editor for hardware description designs☆30Sep 14, 2026Updated 3 weeks ago
- ☆23Mar 8, 2024Updated 2 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- Python package for writing Value Change Dump (VCD) files.☆136Aug 11, 2026Updated last month
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- A header only C++11 library for functional coverage☆35Updated this week
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 10 months ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 8 months ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated 2 weeks ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago