C++ HDL (Hardware Description Language)
☆48Aug 28, 2026Updated this week
Alternatives and similar repositories for cpphdl
Users that are interested in cpphdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆83Aug 10, 2026Updated 2 weeks ago
- Small footprint and configurable NVMe core.☆17Jul 14, 2026Updated last month
- ☆13Aug 22, 2022Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆58Aug 14, 2026Updated 2 weeks ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆20Jul 9, 2024Updated 2 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- ☆26Aug 10, 2023Updated 3 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆19Aug 30, 2020Updated 6 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Aug 16, 2026Updated 2 weeks ago
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- Communication framework for RTL simulation and emulation.☆320Aug 3, 2026Updated 3 weeks ago
- ☆24Mar 25, 2024Updated 2 years ago
- ☆93Apr 12, 2026Updated 4 months ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- ☆14Aug 7, 2024Updated 2 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆23Mar 8, 2024Updated 2 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 6 months ago
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 8 months ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 7 months ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆17Aug 13, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Apr 8, 2023Updated 3 years ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆31Jul 6, 2026Updated last month
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆84Mar 28, 2026Updated 5 months ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- CMake based hardware build system☆44Updated this week
- DEPRECATED in favour of https://github.com/BabbleSim/ext_NRF_hw_models☆10Oct 21, 2024Updated last year