C++ HDL (Hardware Description Language)
☆50Sep 19, 2026Updated this week
Alternatives and similar repositories for cpphdl
Users that are interested in cpphdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆85Aug 10, 2026Updated last month
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆66Updated this week
- Small footprint and configurable NVMe core.☆17Jul 14, 2026Updated 2 months ago
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 3 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆13Aug 22, 2022Updated 4 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- UVM-SystemC reference implementation☆22Aug 26, 2026Updated 3 weeks ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆20Jul 9, 2024Updated 2 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- Communication framework for RTL simulation and emulation.☆322Updated this week
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆26Aug 10, 2023Updated 3 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- ☆10May 27, 2026Updated 3 months ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Sep 9, 2026Updated last week
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆95Apr 12, 2026Updated 5 months ago
- Digital Design Equivalence Checking☆109Updated this week
- ☆14Aug 7, 2024Updated 2 years ago
- GUI editor for hardware description designs☆30Updated this week
- ☆23Mar 8, 2024Updated 2 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- The GitHub repository containing all resources used in the 4th Data Prefetching Championship (DPC4), co-located with HPCA 2026.☆17Aug 20, 2026Updated last month
- Python package for writing Value Change Dump (VCD) files.☆136Aug 11, 2026Updated last month
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 9 months ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 8 months ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆319Aug 31, 2026Updated 2 weeks ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago