C++ HDL (Hardware Description Language)
☆48Apr 23, 2026Updated last week
Alternatives and similar repositories for cpphdl
Users that are interested in cpphdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 6 months ago
- RTLMeter benchmark suite☆31Apr 14, 2026Updated 2 weeks ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- DEPRECATED in favour of https://github.com/BabbleSim/ext_NRF_hw_models☆10Oct 21, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 2 years ago
- Collection of misc (mostly JTAG and Serial Wire Debug) adapters.☆13Dec 13, 2017Updated 8 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last month
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- JSON Schemas for the use with the VD(M)A 5050 protocol☆10Mar 21, 2022Updated 4 years ago
- ☆10Aug 25, 2022Updated 3 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Free and Open On-Chip Debugging, In-System Programming and Boundary-Scan Testing☆15Dec 1, 2010Updated 15 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 3 months ago
- Python Tape Manager☆18Sep 10, 2025Updated 7 months ago
- µSer portable serialization library for C++☆10Oct 25, 2020Updated 5 years ago
- CMSIS SVD editor☆14Mar 14, 2020Updated 6 years ago
- ☆21Sep 26, 2025Updated 7 months ago
- The Skull CTF, A mind-bending hardware puzzle in three acts☆17Apr 1, 2021Updated 5 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- pomodoro daemon (archived, use morgant/pomod fork)☆19Aug 7, 2025Updated 8 months ago
- Baseline SoC for Precursor☆16Oct 27, 2020Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 months ago
- A Stream Deck Client by C#.☆14Jan 21, 2018Updated 8 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 2 months ago
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last week
- SNES for MiST/MiSTer☆17Oct 14, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Getting VibeVoice 7b working with 10 gb of vram.☆15Aug 31, 2025Updated 8 months ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆14Apr 13, 2026Updated 2 weeks ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated 10 months ago
- ☆75Jan 22, 2026Updated 3 months ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- ARMv6-M Thumb instruction simulator.☆15Nov 9, 2021Updated 4 years ago
- ☆17Sep 20, 2023Updated 2 years ago