C++ HDL (Hardware Description Language)
☆48Jun 22, 2026Updated last week
Alternatives and similar repositories for cpphdl
Users that are interested in cpphdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 8 months ago
- RTLMeter benchmark suite☆31Updated this week
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 2 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 3 months ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- The Operating System for Scalable Enterprise AI Agents - Run, orchestrate, and deploy Compliant Enterprise AI Agents at scale across fram…☆31Updated this week
- ☆10Aug 25, 2022Updated 3 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- A KICAD pcbnew plugin to align two pads on two modules horizontally or vertically☆15Nov 22, 2019Updated 6 years ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- ☆22Sep 26, 2025Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- pomodoro daemon (archived, use morgant/pomod fork)☆19Aug 7, 2025Updated 10 months ago
- Baseline SoC for Precursor☆16Oct 27, 2020Updated 5 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 5 months ago
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated 2 months ago
- SNES for MiST/MiSTer☆16Oct 14, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆15Apr 27, 2026Updated 2 months ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- ☆12Feb 2, 2026Updated 4 months ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- ☆24Jun 23, 2024Updated 2 years ago
- ☆17Sep 20, 2023Updated 2 years ago
- ☆99Jan 22, 2026Updated 5 months ago
- The SDK and HDK for RISC-V MCU CH32V002_004_005_006_007☆19Mar 12, 2025Updated last year
- Caffe1 튜토리얼☆13Dec 20, 2017Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 4 months ago
- ☆14Apr 13, 2025Updated last year
- ☆14Feb 28, 2023Updated 3 years ago
- HDL Obfuscator☆12May 13, 2021Updated 5 years ago
- A project to develope a self driving car with carla simulator and ROS2 carla bridge☆24Aug 23, 2025Updated 10 months ago
- DynamicVINO is an open-source C++ library for establishing easy-to-use, extensible and scalable deep learning inference system for Intel…☆14Aug 21, 2018Updated 7 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 3 months ago