C++ HDL (Hardware Description Language)
☆45Mar 17, 2026Updated this week
Alternatives and similar repositories for cpphdl
Users that are interested in cpphdl are comparing it to the libraries listed below
Sorting:
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 5 months ago
- RTLMeter benchmark suite☆29Mar 12, 2026Updated last week
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆22Updated this week
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 2 years ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- ☆10Aug 25, 2022Updated 3 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- Dockerized FPGA toolchain experiments☆29Feb 10, 2024Updated 2 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 2 months ago
- A KICAD pcbnew plugin to align two pads on two modules horizontally or vertically☆14Nov 22, 2019Updated 6 years ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- CMSIS SVD editor☆14Mar 14, 2020Updated 6 years ago
- Yet another alternative curriculum vitae/résumé class with LaTeX☆11May 7, 2020Updated 5 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- The Skull CTF, A mind-bending hardware puzzle in three acts☆17Apr 1, 2021Updated 4 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- pomodoro daemon (archived, use morgant/pomod fork)☆19Aug 7, 2025Updated 7 months ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 2 months ago
- Baseline SoC for Precursor☆16Oct 27, 2020Updated 5 years ago
- A Stream Deck Client by C#.☆14Jan 21, 2018Updated 8 years ago
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 2 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated last month
- SNES for MiST/MiSTer☆15Oct 14, 2025Updated 5 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- A project to develope a self driving car with carla simulator and ROS2 carla bridge☆19Aug 23, 2025Updated 6 months ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 5 months ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- ☆12Feb 2, 2026Updated last month
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- ☆17Sep 20, 2023Updated 2 years ago
- The SDK and HDK for RISC-V MCU CH32V002_004_005_006_007☆15Mar 12, 2025Updated last year