C++ HDL (Hardware Description Language)
☆45Feb 19, 2026Updated last week
Alternatives and similar repositories for cpphdl
Users that are interested in cpphdl are comparing it to the libraries listed below
Sorting:
- RTLMeter benchmark suite☆29Jan 25, 2026Updated last month
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- ☆21Jun 23, 2024Updated last year
- CMake based hardware build system☆35Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- A design automation framework to engineer decision diagrams yourself☆26Updated this week
- Artifact, reproducibility, and testing utilites for gem5☆23Jul 1, 2021Updated 4 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Mar 7, 2025Updated 11 months ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- Houses the proto files and examples for Fivetran's Partner SDK☆15Feb 5, 2026Updated 3 weeks ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆47Updated this week
- 不定期更新爬取各国网站的爬虫源码☆10Aug 15, 2018Updated 7 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- Python tools for running xfoil many times☆10Sep 10, 2016Updated 9 years ago
- A project to develope a self driving car with carla simulator and ROS2 carla bridge☆20Aug 23, 2025Updated 6 months ago
- Lightweight Neural Architecture Search for Temporal Convolutional Networks at the Edge☆10Mar 6, 2023Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Yet another alternative curriculum vitae/résumé class with LaTeX☆11May 7, 2020Updated 5 years ago
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Analyze experimental data with Programming by Navigation☆13Updated this week
- Portuguese Parliament transparency platform - watching over government performance☆22Feb 17, 2026Updated last week
- DEPRECATED in favour of https://github.com/BabbleSim/ext_NRF_hw_models☆10Oct 21, 2024Updated last year
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated last month
- Bootloader tool for OLS☆22Jul 17, 2016Updated 9 years ago
- ☆10Feb 9, 2024Updated 2 years ago
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- An on-chain Turing machine library and interpreter for the NEO VM, i.e. the first universal dApp.☆13Aug 31, 2018Updated 7 years ago
- WWVB emulator using an ESP32☆10Apr 2, 2020Updated 5 years ago
- JSON Schemas for the use with the VD(M)A 5050 protocol☆10Mar 21, 2022Updated 3 years ago