fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI
☆134Oct 25, 2026Updated this week
Alternatives and similar repositories for fpgacapZero
Users that are interested in fpgacapZero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated last week
- A flexible and scalable development platform for modern FPGA projects.☆48Updated this week
- Open Logic FPGA Standard Library☆1,029Updated this week
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Sep 7, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Oct 11, 2026Updated 2 weeks ago
- ☆64Sep 4, 2026Updated last month
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆111Updated this week
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- A tool for creating HDL-Schematics☆10Jul 24, 2026Updated 3 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Oct 19, 2026Updated last week
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- LimeSDR XTRX gateware project.☆23Oct 2, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆88Sep 30, 2026Updated 3 weeks ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆154Jun 16, 2026Updated 4 months ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- A fully open source repo for improvements of the "Improved" B210 Clone with the Kintex KC7K325T☆16Oct 2, 2026Updated 3 weeks ago
- wzv — record now, get waveforms later☆25Aug 29, 2026Updated last month
- LiteX development baseboards arround the SQRL Acorn.☆80Updated this week
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆27Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Oct 17, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- Artix7 SOM☆22Sep 9, 2024Updated 2 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆107Updated this week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Tiny Tapeout Explorer is an interactive web-based visualization tool for exploring integrated circuit designs from the Tiny Tapeout commu…☆24Jul 30, 2026Updated 2 months ago
- FPGA environment as code!☆14Oct 14, 2026Updated last week
- The open-source Zynq 7000 BSP generator for openXC7☆65Jan 21, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A curated list of awesome resources for HDL design and verification☆180Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated last month
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- pcie datalink layer implementation in verilog/systemverilog☆20Sep 10, 2026Updated last month