fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI
☆141Nov 13, 2026Updated this week
Alternatives and similar repositories for fpgacapZero
Users that are interested in fpgacapZero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source synthesizable MJPEG encoder written in behavioral RTL with AXI interfaces, up to 1080p30 on low end AMD/Xilinx 7-Series FPGAs☆17Oct 10, 2026Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆94Nov 2, 2026Updated last week
- Open Logic FPGA Standard Library☆1,035Updated this week
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- A flexible and scalable development platform for modern FPGA projects.☆48Nov 2, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆26Updated this week
- Hardware Acceleration☆17Nov 1, 2026Updated last week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆91Sep 30, 2026Updated last month
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Oct 26, 2026Updated 2 weeks ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆29Nov 4, 2026Updated last week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- ☆64Sep 4, 2026Updated 2 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 9 months ago
- A huge VHDL library for FPGA and digital ASIC development☆484Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A tool for creating HDL-Schematics☆10Updated this week
- Example project for the BRS-100-GW1NR9 FPGA development board.☆20Oct 19, 2026Updated 3 weeks ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- See and review any Vivado / Zynq / PYNQ project: drill-down Vivado-style diagrams and clock-domain, constraint and overlay checks for AI …☆28Nov 1, 2026Updated last week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 9 months ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆155Jun 16, 2026Updated 4 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆221Nov 2, 2026Updated last week
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- pcie datalink layer implementation in verilog/systemverilog☆22Sep 10, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆808Sep 15, 2026Updated last month
- Fault Injection Automatic Test Equipment☆19Nov 22, 2021Updated 4 years ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆109Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆80Oct 19, 2026Updated 3 weeks ago
- LimeSDR XTRX gateware project.☆24Oct 2, 2026Updated last month
- Interfacing VHDL and foreign languages with VUnit☆16Feb 20, 2020Updated 6 years ago
- Artix7 SOM☆22Sep 9, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆125Updated this week
- A curated list of awesome resources for HDL design and verification☆181Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Oct 24, 2026Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Universal utility for programming FPGA☆1,789Updated this week
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- LiteX-based gateware for LimeSDR boards.☆23Updated this week
Are these results useful?