fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI
☆100Jul 19, 2026Updated 2 weeks ago
Alternatives and similar repositories for fpgacapZero
Users that are interested in fpgacapZero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A flexible and scalable development platform for modern FPGA projects.☆47Jul 28, 2026Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 27, 2026Updated last week
- Open Logic FPGA Standard Library☆997Updated this week
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Jul 9, 2026Updated 3 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆78Jul 11, 2026Updated 3 weeks ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- pcie datalink layer implementation in verilog/systemverilog☆15May 22, 2026Updated 2 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆218Jul 27, 2026Updated last week
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- ☆12Jun 4, 2021Updated 5 years ago
- SystemVerilog (IEEE 1800-2017) Simulator☆69Updated this week
- LimeSDR XTRX gateware project.☆22Jan 20, 2026Updated 6 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆82Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 2 months ago
- ☆16Apr 21, 2022Updated 4 years ago
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 3 months ago
- A curated list of awesome resources for HDL design and verification☆175Updated this week
- The open-source Zynq 7000 BSP generator for openXC7☆62Jan 21, 2025Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆75Feb 18, 2026Updated 5 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆476Jul 23, 2026Updated last week
- LiteX development baseboards arround the SQRL Acorn.☆76Apr 22, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated 2 months ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆34Jul 10, 2026Updated 3 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Mar 29, 2026Updated 4 months ago
- A Python package to use FPGA development tools programmatically.☆148Mar 22, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Updated this week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 10 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated last month
- Artix7 SOM☆22Sep 9, 2024Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 6 months ago