fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI
☆93Jul 12, 2026Updated this week
Alternatives and similar repositories for fpgacapZero
Users that are interested in fpgacapZero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source HDL register code generator fast enough to run in real time.☆90Jul 6, 2026Updated last week
- Open Logic FPGA Standard Library☆981Updated this week
- A flexible and scalable development platform for modern FPGA projects.☆45Jul 6, 2026Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆216Jul 6, 2026Updated last week
- LiteX-based gateware for LimeSDR boards.☆21Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Jun 19, 2026Updated 3 weeks ago
- ☆12Jun 4, 2021Updated 5 years ago
- LimeSDR XTRX gateware project.☆22Jan 20, 2026Updated 5 months ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆77Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last week
- SystemVerilog (IEEE 1800-2017) Simulator☆60Updated this week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆78Updated this week
- ☆16Apr 21, 2022Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Artix7 SOM☆21Sep 9, 2024Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆75Feb 18, 2026Updated 4 months ago
- A huge VHDL library for FPGA and digital ASIC development☆472Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 5 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Mar 29, 2026Updated 3 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆840Jun 12, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- A Python package to use FPGA development tools programmatically.☆148Mar 22, 2025Updated last year
- Digital logic benchmark suite☆28Updated this week
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆19Jun 14, 2026Updated last month
- VHDL compiler and simulator☆855Updated this week
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 9 months ago
- Open source ISS and logic RISC-V 32 bit project☆61Jan 20, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A tube guitar amplifier power supply VHDL project☆17Nov 14, 2024Updated last year
- Verilog hardware abstraction library☆54Updated this week
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆36Jul 7, 2026Updated last week
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆148Jun 16, 2026Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆112Mar 23, 2026Updated 3 months ago
- C++ HDL (Hardware Description Language)☆48Updated this week