Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract
☆19Aug 10, 2026Updated this week
Alternatives and similar repositories for OpenADA
Users that are interested in OpenADA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆23Jul 6, 2026Updated last month
- ☆37Jul 23, 2026Updated 2 weeks ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆30Jul 31, 2026Updated last week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago
- ☆37Updated this week
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jul 30, 2026Updated last week
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- GUI for gds2palace RFIC FEM simulation worklow☆31Mar 15, 2026Updated 4 months ago
- Digital Design Equivalence Checking☆92Updated this week
- Development repository for openEMS workflow for IHP SG13G2☆66Jul 12, 2026Updated last month
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated last month
- Custom IC Design Platform☆113Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 6 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated 3 weeks ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆18Updated this week
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆85Dec 16, 2025Updated 7 months ago
- Characterizer☆39Jun 26, 2026Updated last month
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆29Jan 14, 2026Updated 6 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An innovative Verilog-A compiler - reloaded☆45Jun 19, 2026Updated last month
- LLM-based transistor sizing for AMS circuits☆35Apr 23, 2026Updated 3 months ago
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆20Updated this week
- Open neuromorphic processor architectures. Loihi-class feature set, FPGA-validated.☆20Jul 21, 2026Updated 3 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- Open-source PDK version manager☆57Jul 9, 2026Updated last month
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- ☆65Mar 31, 2025Updated last year
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Blender GDSII Importer with PDK Support☆139Jul 16, 2026Updated 3 weeks ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆18Apr 27, 2026Updated 3 months ago
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆17Updated this week
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆26Jun 28, 2026Updated last month
- ☆22Aug 3, 2026Updated last week
- Advanced Integrated Circuits 2024☆23Nov 16, 2024Updated last year