Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract
☆27Aug 12, 2026Updated last month
Alternatives and similar repositories for OpenADA
Users that are interested in OpenADA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆28Updated this week
- ☆40Sep 10, 2026Updated last month
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 8 months ago
- ☆43Aug 28, 2026Updated last month
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago
- GUI for gds2palace RFIC FEM simulation worklow☆34Updated this week
- Development repository for openEMS workflow for IHP SG13G2☆75Oct 4, 2026Updated last week
- Digital Design Equivalence Checking☆110Updated this week
- Custom IC Design Platform☆124Updated this week
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Jun 19, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 8 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated 2 months ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆32Updated this week
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆87Sep 18, 2026Updated 3 weeks ago
- Characterizer☆39Aug 26, 2026Updated last month
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆32Jan 14, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An innovative Verilog-A compiler - reloaded☆51Updated this week
- LLM-based transistor sizing for AMS circuits☆36Apr 23, 2026Updated 5 months ago
- Open neuromorphic processor architectures. Loihi-class feature set, FPGA-validated.☆21Aug 17, 2026Updated last month
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated last month
- Open-source PDK version manager☆67Updated this week
- ☆68Mar 31, 2025Updated last year
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Blender GDSII Importer with PDK Support☆140Sep 29, 2026Updated last week
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆36Aug 25, 2026Updated last month
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆20Apr 27, 2026Updated 5 months ago
- ☆23Sep 28, 2026Updated last week
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆19Updated this week