RTL implementation of a performance/area optimized bfloat16 adder and multiplication.
☆26Mar 28, 2026Updated 3 months ago
Alternatives and similar repositories for BFloat16
Users that are interested in BFloat16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆39Updated this week
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆38Jun 2, 2026Updated last month
- Counting until the heat death of the universe, and broadcasting the counter every second over 100Mbps ethernet.☆29Updated this week
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- ☆12May 20, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 9-bit SAR in skywater 130 nm☆18Jan 15, 2025Updated last year
- ☆14Aug 27, 2020Updated 5 years ago
- 3D FPGA Architecture Exploration Tool☆19Jun 22, 2026Updated 3 weeks ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆22Jun 19, 2026Updated 3 weeks ago
- ☆19Jun 14, 2026Updated last month
- ☆16Jan 25, 2026Updated 5 months ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jun 25, 2026Updated 3 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Jun 18, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆27Dec 4, 2025Updated 7 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆78Updated this week
- ☆41Jul 1, 2026Updated 2 weeks ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- pcie datalink layer implementation in verilog/systemverilog☆15May 22, 2026Updated last month
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 5 months ago
- Alliance VLSI CAD Tools (LIP6)☆23Dec 11, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- ☆36Updated this week
- CoreSmith is a Prompt to GDS Agentic Flow☆30Jun 2, 2026Updated last month
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated last year
- Library of open source PDKs☆117Updated this week
- ☆13Apr 15, 2025Updated last year
- Tracing JIT compiler and runtime for a subset of the JVM☆26Jan 1, 2024Updated 2 years ago
- Automatic mesh generation.☆35Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated 10 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- A chip8 emulator made in gameboy assembly for the gameboy☆16Aug 12, 2021Updated 4 years ago
- Modular Multi-ported SRAM-based Memory☆33Nov 8, 2024Updated last year
- An SDK for verifiable intent, inline with code: one-line claims above your functions, verified at the rigor you choose and flagged when t…☆27Jul 7, 2026Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago