RTL implementation of a performance/area optimized bfloat16 adder and multiplication.
☆40Mar 28, 2026Updated 7 months ago
Alternatives and similar repositories for BFloat16
Users that are interested in BFloat16 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆44Jul 10, 2026Updated 4 months ago
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆17Mar 29, 2026Updated 7 months ago
- Configurable low-precision floating-point and microscaling hardware in Chisel☆13Updated this week
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆74Aug 12, 2026Updated 3 months ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SKY130A implementatoin of the Blake2s hash algorithm☆26Dec 3, 2025Updated 11 months ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- int4 transformer implementation, + custom TPU hardware design.☆14Sep 15, 2026Updated 2 months ago
- Fully open-source full chip tapeout of the unmanaged cut-through 100Mbps Ethernet switch and the Heat Death of the Universe beacon. Targe…☆19Jul 22, 2026Updated 3 months ago
- Counting until the heat death of the universe, and broadcasting the counter every second over 100Mbps ethernet.☆36Sep 1, 2026Updated 2 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆14May 7, 2026Updated 6 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆12Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Using e-graphs for logic synthesis (ICCAD'25)☆38Aug 28, 2026Updated 2 months ago
- ☆11Mar 11, 2025Updated last year
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- Agile Hardware Design Course☆37Updated this week
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Oct 30, 2026Updated 2 weeks ago
- A library of open PDK packages☆146Updated this week
- 100Mbps unmanaged cut-through ethernet switch.☆47Sep 1, 2026Updated 2 months ago
- HARC: verification language compiler, sister to ARCH☆14Nov 6, 2026Updated last week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆120Dec 24, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆14Aug 27, 2020Updated 6 years ago
- ☆11Feb 14, 2020Updated 6 years ago
- ☆12May 20, 2021Updated 5 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- ☆22Nov 4, 2026Updated last week
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 10 months ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 10 months ago
- ☆10Sep 29, 2024Updated 2 years ago
- ☆135Jun 14, 2026Updated 5 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A Python tool that compiles neural network weights directly into synthesizable Verilog for the ASIC toolchain.☆15Sep 3, 2026Updated 2 months ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆19Updated this week
- Certify Model Checking Witnesses in AIGER☆14Nov 5, 2026Updated last week
Are these results useful?