JAX-based SPICE simulator with OpenVAF Verilog-A support
☆26Sep 5, 2026Updated 2 weeks ago
Alternatives and similar repositories for vajax
Users that are interested in vajax are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An innovative Verilog-A compiler - reloaded☆49Aug 25, 2026Updated 3 weeks ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆26Aug 12, 2026Updated last month
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆22Apr 20, 2026Updated 5 months ago
- ☆39Sep 10, 2026Updated last week
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆35Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Updated this week
- OpenVAF revived by community☆36Aug 25, 2026Updated 3 weeks ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆31Jan 14, 2026Updated 8 months ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆68Updated this week
- Development repository for openEMS workflow for IHP SG13G2☆69Sep 12, 2026Updated last week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆85Aug 10, 2026Updated last month
- A modern schematic entry and simulation program☆96Updated this week
- Submission template for Tiny Tapeout 04☆17Jun 15, 2024Updated 2 years ago
- Circulax is a differentiable circuit simulation framework built on JAX, Optimistix and Diffrax☆54Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆27Dec 4, 2025Updated 9 months ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 8 months ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 7 months ago
- Parasitic Extraction for KLayout☆47Updated this week
- SParse lINear solvers in JAX☆54Aug 4, 2026Updated last month
- Characterizer☆39Aug 26, 2026Updated 3 weeks ago
- GUI for gds2palace RFIC FEM simulation worklow☆33Updated this week
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- LLM-based transistor sizing for AMS circuits☆36Apr 23, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Custom IC Design Platform☆123Updated this week
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- MESD MOSFET Electrical Simulation Dataset☆18Dec 26, 2025Updated 8 months ago
- Pull and standardize data on cloud compute resources.☆15Updated this week
- RFIC Inductor Toolkit for ADS, Open Source Version☆76Jun 16, 2026Updated 3 months ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆33Aug 25, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Verilog-A simulation models☆118Updated this week
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆86Updated this week
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated last month