JAX-based SPICE simulator with OpenVAF Verilog-A support
☆23Jul 6, 2026Updated last month
Alternatives and similar repositories for vajax
Users that are interested in vajax are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An innovative Verilog-A compiler - reloaded☆45Jun 19, 2026Updated last month
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- ☆37Jul 23, 2026Updated 2 weeks ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆30Jul 31, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Updated this week
- OpenVAF revived by community☆30Aug 1, 2026Updated last week
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆29Jan 14, 2026Updated 6 months ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆60Jul 14, 2026Updated 3 weeks ago
- Development repository for openEMS workflow for IHP SG13G2☆66Jul 12, 2026Updated 3 weeks ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆82Updated this week
- A modern schematic entry and simulation program☆96Updated this week
- Submission template for Tiny Tapeout 04☆17Jun 15, 2024Updated 2 years ago
- Circulax is a differentiable circuit simulation framework built on JAX, Optimistix and Diffrax☆48Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆27Dec 4, 2025Updated 8 months ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 6 months ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 5 months ago
- Parasitic Extraction for KLayout☆45Aug 1, 2026Updated last week
- SParse lINear solvers in JAX☆53Aug 4, 2026Updated last week
- Characterizer☆39Jun 26, 2026Updated last month
- GUI for gds2palace RFIC FEM simulation worklow☆31Mar 15, 2026Updated 4 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- LLM-based transistor sizing for AMS circuits☆35Apr 23, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Custom IC Design Platform☆113Updated this week
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- Nix flake for more up-to-date versions of EDA tools☆32Aug 2, 2026Updated last week
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- MESD MOSFET Electrical Simulation Dataset☆15Dec 26, 2025Updated 7 months ago
- Pull and standardize data on cloud compute resources.☆15Updated this week
- RFIC Inductor Toolkit for ADS, Open Source Version☆74Jun 16, 2026Updated last month
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆26Jun 28, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆81Jul 28, 2026Updated 2 weeks ago
- Advanced Integrated Circuits 2024☆23Nov 16, 2024Updated last year
- Verilog-A simulation models☆112Updated this week
- Files for Circuit Insights presentation at ISSCC 2026☆18Apr 4, 2026Updated 4 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆85Dec 16, 2025Updated 7 months ago