HeiChips 2025 LibreLane Workshop
☆16Aug 25, 2025Updated 11 months ago
Alternatives and similar repositories for heichips25-workshop
Users that are interested in heichips25-workshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆42Jul 21, 2026Updated 2 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆17Oct 6, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆19Jul 25, 2023Updated 3 years ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated last month
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆31Updated this week
- ☆37Jul 23, 2026Updated 2 weeks ago
- Open-source PDK version manager☆57Jul 9, 2026Updated last month
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- End-to-End Open-Source I2C GPIO Expander☆45Jul 23, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Post-Silicon Validation Tool based on REVERSI☆11Dec 10, 2025Updated 8 months ago
- Characterizer☆39Jun 26, 2026Updated last month
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 7 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆82Updated this week
- Parasitic Extraction for KLayout☆45Aug 1, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆505Updated this week
- A configurable SRAM generator☆67Jun 28, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- ☆20Sep 12, 2025Updated 10 months ago
- wafer.space GF180MCU Run 1☆38Apr 27, 2026Updated 3 months ago
- Menu bar app to quickly hide or display your desktop files☆12Jan 2, 2023Updated 3 years ago
- ☆152Jun 16, 2026Updated last month
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- Custom IC Design Platform☆113Updated this week
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆18Apr 27, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- ☆22Dec 27, 2024Updated last year
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆42Updated this week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated last year
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago