HeiChips 2025 LibreLane Workshop
☆16Aug 25, 2025Updated 10 months ago
Alternatives and similar repositories for heichips25-workshop
Users that are interested in heichips25-workshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 3 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆41Jul 14, 2026Updated last week
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jun 25, 2026Updated 3 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆17Oct 6, 2020Updated 5 years ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆22Jun 19, 2026Updated last month
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆31Jul 6, 2026Updated 2 weeks ago
- ☆37Updated this week
- Open-source PDK version manager☆56Jul 9, 2026Updated last week
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 2 weeks ago
- End-to-End Open-Source I2C GPIO Expander☆45Mar 22, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Post-Silicon Validation Tool based on REVERSI☆11Dec 10, 2025Updated 7 months ago
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- List of several designs I have been working through the years to avoid re-designing it again☆15Jun 17, 2024Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 6 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆80Updated this week
- Parasitic Extraction for KLayout☆45Jul 1, 2026Updated 2 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLane☆480Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆20Sep 12, 2025Updated 10 months ago
- wafer.space GF180MCU Run 1☆37Apr 27, 2026Updated 2 months ago
- ☆148Jun 16, 2026Updated last month
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- Menu bar app to quickly hide or display your desktop files☆12Jan 2, 2023Updated 3 years ago
- Custom IC Design Platform☆106Updated this week
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆17Apr 27, 2026Updated 2 months ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- ☆22Dec 27, 2024Updated last year
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆41Jun 4, 2026Updated last month
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 11 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆279Updated this week
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago