Alternatives and similar repositories for openCologne-PCIE

Users that are interested in openCologne-PCIE are comparing it to the libraries listed below

• AsFigo / svck

  View on GitHub
  ☆14May 24, 2025Updated 8 months ago
• xobs / valentyusb

  View on GitHub
  USB Full-Speed core written in migen/LiteX
  ☆12Sep 19, 2019Updated 6 years ago
• the6p4c / peadee

  View on GitHub
  Notes on/tools for/new firmware for (?) a PDC002 USB PD cable
  ☆17Apr 8, 2021Updated 4 years ago
• jevinskie / litespih4x

  View on GitHub
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Jan 27, 2022Updated 4 years ago
• pepijndevos / seqpu

  View on GitHub
  A bit-serial CPU
  ☆19Sep 29, 2019Updated 6 years ago
• laurentc2 / ASAP7_for_KLayout

  View on GitHub
  KLayout technology files for ASAP7 FinFET educational process
  ☆24Feb 5, 2023Updated 3 years ago
• iic-jku / SKY130_SAR-ADC1

  View on GitHub
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆51Mar 13, 2025Updated 11 months ago
• iabdalkader / zpu-lattice

  View on GitHub
  ZPU Core for Lattice ICE40HX8K
  ☆12Apr 26, 2014Updated 11 years ago
• mcci-catena / catena-riscv32-fpga

  View on GitHub
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Jul 31, 2019Updated 6 years ago
• felixheld / photonSDI

  View on GitHub
  photonSDI - an open source SDI core
  ☆10May 26, 2021Updated 4 years ago
• xobs / stimpik

  View on GitHub
  Read out firmware of some STM32 parts
  ☆12Jul 20, 2025Updated 6 months ago
• vpelletier / ITI1480A-linux

  View on GitHub
  Linux support for International Test Instruments' 1480A USB protocol analyzer
  ☆15May 13, 2019Updated 6 years ago
• byuccl / bfat

  View on GitHub
  Bitstream Fault Analysis Tool
  ☆15Jul 17, 2023Updated 2 years ago
• Fraunhofer-IMS / tinyHLS

  View on GitHub
  A template-based, layer-oriented High Level Synthesis Tool for AI algorithms
  ☆13Dec 15, 2025Updated 2 months ago
• FPGA-House-AG / BrightAI-Blackwire

  View on GitHub
  BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
  ☆61Aug 21, 2023Updated 2 years ago
• chili-chips-ba / openPCIE

  View on GitHub
  Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…
  ☆55Updated this week
• wyvernSemi / usbModel

  View on GitHub
  USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL
  ☆32Oct 15, 2024Updated last year
• stffrdhrn / gcc

  View on GitHub
  GCC port rewrite for OpenRISC
  ☆12May 28, 2025Updated 8 months ago
• growly / bfg

  View on GitHub
  An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
  ☆14Updated this week
• verilator / verilator_ext_tests

  View on GitHub
  Extended and external tests for Verilator testing
  ☆17Jan 25, 2026Updated 3 weeks ago
• wavedrom / verilog

  View on GitHub
  wavedrom to verilog converter
  ☆17Sep 14, 2021Updated 4 years ago
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• smunaut / iua

  View on GitHub
  ice40 USB Analyzer
  ☆57Aug 8, 2020Updated 5 years ago
• themperek / spicebind

  View on GitHub
  SpiceBind – spice inside HDL simulator
  ☆56Jun 30, 2025Updated 7 months ago
• lambdaconcept / lambdaUSB

  View on GitHub
  A configurable USB 2.0 device core
  ☆32Jun 12, 2020Updated 5 years ago
• steveicarus / simbus

  View on GitHub
  Icarus SIMBUS
  ☆20Nov 6, 2019Updated 6 years ago
• albaEDA / Nirah

  View on GitHub
  Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…
  ☆12Mar 6, 2019Updated 6 years ago
• embed-me / ebaz4205_buildroot

  View on GitHub
  Buildroot config for EBAZ4205
  ☆18Feb 18, 2021Updated 4 years ago
• rohitk-singh / usb-device

  View on GitHub
  USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
  ☆13Oct 24, 2017Updated 8 years ago
• nathanrossi / meta-hdl

  View on GitHub
  HDL tools layer for OpenEmbedded
  ☆17Oct 20, 2024Updated last year
• chili-chips-ba / uberClock

  View on GitHub
  Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…
  ☆22Updated this week
• texane / vpcie

  View on GitHub
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆108Jun 23, 2018Updated 7 years ago
• ECP5-PCIe / ECP5-PCIe

  View on GitHub
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆102May 16, 2023Updated 2 years ago
• chili-chips-ba / openCologne

  View on GitHub
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆88Oct 16, 2025Updated 4 months ago
• tmeissner / vhdl_verification

  View on GitHub
  Examples and design pattern for VHDL verification
  ☆15Apr 10, 2016Updated 9 years ago
• usb-tools / pyopenvizsla

  View on GitHub
  standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]
  ☆18Feb 1, 2024Updated 2 years ago
• regymm / GenZ

  View on GitHub
  The open-source Zynq 7000 BSP generator for openXC7
  ☆53Jan 21, 2025Updated last year
• hdl-registers / hdl-registers

  View on GitHub
  An open-source HDL register code generator fast enough to run in real time.
  ☆82Feb 2, 2026Updated 2 weeks ago
• orbcode / orbtrace_hw

  View on GitHub
  Orbtrace & supporting hardware circuit diagrams etc.
  ☆22Oct 11, 2023Updated 2 years ago