chili-chips-ba / openCologne-PCIELinks
The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog with best-in-class VIP, Slot and M.2 cards for GateMate, the project opens PCIE connectivity to FPGAs, ASICs, I/O, acceleration, AI, .…
☆46Updated 2 weeks ago
Alternatives and similar repositories for openCologne-PCIE
Users that are interested in openCologne-PCIE are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++ for Verilog☆32Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- ☆27Updated 7 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 5 months ago
- ☆14Updated 6 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 7 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆17Updated 3 years ago
- VHDL String Formatting Library☆26Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 4 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 3 weeks ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆44Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Interface definitions for VHDL-2019.☆29Updated 4 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆48Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week