chili-chips-ba / openCologne-PCIELinks
The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog with best-in-class VIP, Slot and M.2 cards for GateMate, the project opens PCIE connectivity to FPGAs, ASICs, I/O, acceleration, AI, .…
☆54Updated last month
Alternatives and similar repositories for openCologne-PCIE
Users that are interested in openCologne-PCIE are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- cocotb extension for nMigen☆17Updated 3 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Updated 8 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 11 months ago
- ☆28Updated last month
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 7 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆61Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆26Updated 6 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 10 months ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- UART cocotb module☆11Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year