chili-chips-ba / openCologne-PCIELinks
The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog with best-in-class VIP, Slot and M.2 cards for GateMate, the project opens PCIE connectivity to FPGAs, ASICs, I/O, acceleration, AI, .…
☆52Updated this week
Alternatives and similar repositories for openCologne-PCIE
Users that are interested in openCologne-PCIE are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++ for Verilog☆32Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 10 months ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 8 years ago
- Library of reusable VHDL components☆28Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- ☆27Updated last week
- Virtual development board for HDL design☆42Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 5 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated last week
- cocotb extension for nMigen☆17Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆51Updated last week
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Interface definitions for VHDL-2019.☆34Updated 2 weeks ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 10 months ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆61Updated 2 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆50Updated last week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆17Updated 3 years ago
- VHDL String Formatting Library☆26Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated 2 months ago