The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog RTL with best-in-class VIP, M.2 and Edge cards for GateMate. Project opens PCIE connectivity to FPGAs, ASICs, I/O, acceleration, AI..…
☆75May 26, 2026Updated this week
Alternatives and similar repositories for openCologne-PCIE
Users that are interested in openCologne-PCIE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14May 24, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22May 18, 2026Updated last week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆72Updated this week
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ☆20May 7, 2026Updated 3 weeks ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,332Updated this week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆97May 8, 2026Updated 3 weeks ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆86May 8, 2026Updated 3 weeks ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆58Mar 13, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Apr 28, 2026Updated last month
- The open-source Zynq 7000 BSP generator for openXC7☆59Jan 21, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆64Aug 21, 2023Updated 2 years ago
- Extended and external tests for Verilator testing☆18May 12, 2026Updated 2 weeks ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 5 years ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15May 22, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆88May 17, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 10 months ago
- Read out firmware of some STM32 parts☆14Jul 20, 2025Updated 10 months ago
- FPGA LVDS LCD driver☆15Apr 7, 2016Updated 10 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 12 years ago
- A python daemon that uses the Twitter Streaming API to access tweets and republishes them to an MQTT topic.☆17Dec 19, 2012Updated 13 years ago
- Buildroot config for EBAZ4205☆19Feb 18, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆110Mar 23, 2026Updated 2 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 6 months ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- An implementation of the FORTH language, written in Python☆10Jan 17, 2016Updated 10 years ago