chili-chips-ba / openCologne-PCIELinks

The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog with best-in-class VIP, Slot and M.2 cards for GateMate, the project opens PCIE connectivity to FPGAs, ASICs, I/O, acceleration, AI, .…
30Updated last week

Alternatives and similar repositories for openCologne-PCIE

Users that are interested in openCologne-PCIE are comparing it to the libraries listed below

Sorting: