chili-chips-ba / openCologne-PCIELinks
The first-ever opensource RTL stack for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog with best-in-class VIP, Slot and M.2 cards for GateMate, the project opens PCIE connectivity to FPGAs, ASICs, I/O, acceleration, AI, …
☆22Updated this week
Alternatives and similar repositories for openCologne-PCIE
Users that are interested in openCologne-PCIE are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆17Updated 3 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- ☆13Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆26Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- ☆25Updated 5 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Repo to help explain the different options users have for packaging.☆18Updated 3 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated last week