enthusi / lz4_rv32i_decodeLinks
LZ4 decoder in assembly for RiscV RV32IC
☆11Updated 3 years ago
Alternatives and similar repositories for lz4_rv32i_decode
Users that are interested in lz4_rv32i_decode are comparing it to the libraries listed below
Sorting:
- An example in bare metal RV32 assembly for the longan nano board☆21Updated 4 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 3 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆15Updated last year
- PS2 interface☆19Updated 7 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆36Updated 8 months ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- LED blink example design for the Arrow DECA FPGA board☆15Updated 3 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- Intel 8080 Emulator on 4004 Evaluation Board☆23Updated 2 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆22Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- W65C832 (32 bit 6502) in an FPGA.☆23Updated last week
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- ☆12Updated last week
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated 6 months ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 2 years ago
- 3D games console based on RP2040 and iCE40 UP5k☆48Updated 4 years ago
- Network based loader and flasher for Pano G2 devices☆15Updated 2 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 5 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 4 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 3 years ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆18Updated last month
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 6 months ago
- Formally-verified Z80 core written using nMigen☆11Updated 5 years ago