☆12Nov 18, 2025Updated 3 months ago
Alternatives and similar repositories for vscode-verilogformar
Users that are interested in vscode-verilogformar are comparing it to the libraries listed below
Sorting:
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- I2C master/slave Core☆14Jul 17, 2014Updated 11 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 3 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- ☆17Nov 4, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Beautify SystemVerilog code in VSCode through Verible☆21Feb 28, 2026Updated last week
- NumJS -- A JavaScript library for numerical computing☆35Feb 17, 2015Updated 11 years ago
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated 2 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Verilog formatter☆200Jan 2, 2024Updated 2 years ago
- ☆13Aug 7, 2025Updated 7 months ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 3 weeks ago
- A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor☆17May 19, 2021Updated 4 years ago
- 开源免费的 婚礼邀请函 小程序☆13Nov 13, 2021Updated 4 years ago
- Notepad++ plugins - Open File In Solution (OFIS), Tortoise SVN, Solution Tools, SolutionHub and SolutionHub UI☆15Jun 1, 2022Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- https://shinobichronicles.com☆12Jan 31, 2026Updated last month
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- A flexible C++ formatting library designed for i18n, using embedded script to output plural forms, grammatical gender, etc. correctly☆11Feb 6, 2026Updated last month
- Demonstration of using Doxygen to generate documentation for C++ code. Credits to Brent Nash.☆13May 20, 2013Updated 12 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 10 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- Source Navigator NG is based upon RedHat's Source Navigator. Source Navigator is a source code analysis tool. With it, you can edit your …☆12Feb 6, 2013Updated 13 years ago
- bb0.2 lives here!☆10Apr 15, 2022Updated 3 years ago
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆12Jun 30, 2023Updated 2 years ago
- ☆45Feb 25, 2025Updated last year
- ☆17Feb 11, 2026Updated 3 weeks ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆16Mar 31, 2021Updated 4 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 11 years ago