ericsonj / vscode-verilogformarLinks
☆11Updated 3 months ago
Alternatives and similar repositories for vscode-verilogformar
Users that are interested in vscode-verilogformar are comparing it to the libraries listed below
Sorting:
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆53Updated last week
- Value Change Dump (VCD) parser☆38Updated 10 months ago
- Open source implementation of a Verilog formatter☆183Updated 3 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Updated last year
- Beautify SystemVerilog code in VSCode through Verible☆20Updated this week
- ☆23Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆22Updated 3 years ago
- Render waveforms inside VSCode with WaveDrom☆38Updated 6 months ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆32Updated last year
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16Updated last year
- Re-coded Xilinx primitives for Verilator use☆50Updated 4 months ago
- a super-simple pipelined verilog divider. flexible to define stages☆59Updated 6 years ago
- VCD viewer☆97Updated 2 months ago
- ☆15Updated 3 years ago
- SystemVerilog/Verilog support for vscode☆37Updated 2 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆64Updated 10 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆12Updated 5 years ago
- 使用 VSCode 舒适地开发 Verilog☆35Updated 5 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated last year
- 🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…☆43Updated 3 weeks ago
- SystemVerilog support in VS Code☆145Updated 9 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated this week
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated last week
- Generate UVM register model from compiled SystemRDL input☆59Updated last week
- Doxygen with verilog support☆39Updated 6 years ago
- A Value Change Dump (VCD) file parser and analyzer☆23Updated 5 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Updated last year