Alternatives and similar repositories for vscode-verilogformar

Users that are interested in vscode-verilogformar are comparing it to the libraries listed below

• bmpenuelas / systemverilog-formatter-vscode
  Beautify SystemVerilog code in VSCode through Verible
  ☆20Updated last month
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 10 months ago
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆32Updated 4 years ago
• TheOneKevin / icarusext
  iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.
  ☆11Updated 2 years ago
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆37Updated 6 years ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆38Updated 10 months ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆35Updated last week
• gvekony / sv-1800-2012
  IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…
  ☆32Updated 7 months ago
• poucotm / Verilog-Gadget
  🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…
  ☆41Updated 2 months ago
• truecrab / VSCode_Extension_Verilog
  VSCode extension for enhancing verilog
  ☆24Updated last year
• edaplayground / epwave
  EPWave -- The Free Interactive Browser-Based Wave Viewer
  ☆13Updated 10 years ago
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆37Updated last month
• SpinalHDL / SpinalDoc
  SpinalHDL documentation assets (pictures, slides, ...)
  ☆33Updated 5 months ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆82Updated 2 years ago
• Nic30 / pyDigitalWaveTools
  Python library for operations with VCD and other digital wave files
  ☆51Updated last year
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆16Updated 2 weeks ago
• AmeerAbdelhadi / Multiported-RAM
  Modular Multi-ported SRAM-based Memory
  ☆29Updated 6 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆77Updated 2 years ago
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆53Updated 5 years ago
• SpinalHDL / SpinalDoc-RTD
  The sources of the online SpinalHDL doc
  ☆28Updated last week
• freecores / uart16550
  UART 16550 core
  ☆37Updated 10 years ago
• chiggs / UVM
  Mirror of the Universal Verification Methodology from sourceforge
  ☆34Updated 10 years ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆55Updated this week
• merldsu / PY_UVM_Framework
  This repo contain the PY-UVM Framework for different RISC-V Cores
  ☆31Updated last year
• risclite / verilog-divider
  a super-simple pipelined verilog divider. flexible to define stages
  ☆56Updated 5 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆58Updated 4 months ago
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆69Updated this week
• sigasi / SigasiProjectCreator
  Python scripts that help generating custom Sigasi Project and Libary configuration files
  ☆17Updated last year
• freecores / wb_dma
  WISHBONE DMA/Bridge IP Core
  ☆18Updated 10 years ago
• muneebullashariff / PeakRDL-pdf
  Converts the SystemRDL data into pdf Register specification
  ☆13Updated last year