google / bbcpu
☆16Updated 7 years ago
Alternatives and similar repositories for bbcpu:
Users that are interested in bbcpu are comparing it to the libraries listed below
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆13Updated 3 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆16Updated 2 years ago
- ☆17Updated 10 months ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆10Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- ☆10Updated 5 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆13Updated 2 years ago
- Qucs-Help documentation☆11Updated 6 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Primitives for SKY130 provided by SkyWater.☆24Updated last year
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated last year
- RISC-V System on Chip Builder☆12Updated 4 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆16Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Updated last month
- LibreSilicon's Standard Cell Library Generator☆18Updated 11 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆12Updated 9 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- An Open Source Link Protocol and Controller☆27Updated 3 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆47Updated 7 months ago
- A SoC for DOOM☆17Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆12Updated 5 years ago