google / bbcpu
☆16Updated 7 years ago
Alternatives and similar repositories for bbcpu
Users that are interested in bbcpu are comparing it to the libraries listed below
Sorting:
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆13Updated 3 years ago
- ☆17Updated 11 months ago
- Tiny Tapeout 8☆13Updated 4 months ago
- IO and periphery cells for SKY130 provided by SkyWater.☆11Updated last year
- "High density" digital standard cells for SKY130 provided by SkyWater.☆16Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- ☆10Updated 5 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated this week
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆21Updated 4 years ago
- Alliance VLSI CAD Tools (LIP6)☆13Updated 2 months ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated last year
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆17Updated 4 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated this week
- Magic VLSI Layout Tool☆21Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Yosys Plugins☆21Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 5 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Open Source AES☆31Updated last year
- Tool to fetch and parse data about Efabless MPW projects☆15Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 10 years ago
- A SoC for DOOM☆17Updated 4 years ago