google / skywater-pdk-libs-sky130_fd_io
IO and periphery cells for SKY130 provided by SkyWater.
☆10Updated last year
Alternatives and similar repositories for skywater-pdk-libs-sky130_fd_io:
Users that are interested in skywater-pdk-libs-sky130_fd_io are comparing it to the libraries listed below
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆16Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆13Updated 3 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated last year
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆13Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆24Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- ☆16Updated 4 months ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- The source code that empowers OpenROAD Cloud☆12Updated 4 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 2 months ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆14Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 11 months ago
- Extended and external tests for Verilator testing☆16Updated this week
- SKY130 ReRAM and examples (SkyWater Provided)☆37Updated 2 years ago
- ☆10Updated last year
- ☆17Updated 9 months ago
- 32-bit RISC-V microcontroller☆9Updated 3 years ago
- ☆36Updated 2 years ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆15Updated 4 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆19Updated 3 weeks ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year