google / skywater-pdk-libs-sky130_fd_io
IO and periphery cells for SKY130 provided by SkyWater.
☆9Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for skywater-pdk-libs-sky130_fd_io
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆12Updated 3 years ago
- SRAM build space for SKY130 provided by SkyWater.☆21Updated 3 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆15Updated last year
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆15Updated last year
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆13Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated last year
- Primitives for SKY130 provided by SkyWater.☆23Updated 8 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆46Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆22Updated last year
- BAG (BAG AMS Generator) Primitives Library for SKY130☆16Updated last year
- ☆15Updated last week
- SKY130 ReRAM and examples (SkyWater Provided)☆36Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆17Updated 6 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated 3 weeks ago
- SystemVerilog FSM generator☆26Updated 6 months ago
- ☆17Updated 5 months ago
- A padring generator for ASICs☆22Updated last year
- ☆37Updated last month
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated 3 weeks ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆21Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 6 months ago
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 4 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆36Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- ☆30Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago