iamrk-vlsi / RISC-V-MYTH-WorkshopLinks
5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !
☆12Updated 3 years ago
Alternatives and similar repositories for RISC-V-MYTH-Workshop
Users that are interested in RISC-V-MYTH-Workshop are comparing it to the libraries listed below
Sorting:
- A simple DDR3 memory controller☆61Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ☆17Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆56Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- ☆43Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆125Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆75Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- Asynchronous fifo in verilog☆37Updated 9 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- System Verilog BootCamp☆25Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- ☆22Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- Static Timing Analysis Full Course☆63Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆21Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆178Updated this week