iamrk-vlsi / RISC-V-MYTH-WorkshopLinks
5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !
☆12Updated 3 years ago
Alternatives and similar repositories for RISC-V-MYTH-Workshop
Users that are interested in RISC-V-MYTH-Workshop are comparing it to the libraries listed below
Sorting:
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆15Updated 2 years ago
- ☆17Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 7 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 8 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆23Updated last year
- A simple DDR3 memory controller☆57Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated last week
- System Verilog BootCamp☆25Updated 3 years ago
- ☆11Updated 3 years ago
- ☆12Updated 3 months ago
- Verilog RTL Design☆43Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Two Level Cache Controller implementation in Verilog HDL☆49Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- ☆24Updated 8 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆10Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Simple cache design implementation in verilog☆49Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago