mcjtag / bitonic_sorter
Bitonic sorter (Batcher's sorting network) written in Verilog.
☆32Updated 6 months ago
Alternatives and similar repositories for bitonic_sorter:
Users that are interested in bitonic_sorter are comparing it to the libraries listed below
- ☆31Updated 5 years ago
- ☆50Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆26Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆62Updated 8 months ago
- SoC Based on ARM Cortex-M3☆30Updated 3 weeks ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和 一个完整的VerilogHDL描述的乘法器。☆25Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- FFT generator using Chisel☆58Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆32Updated 4 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- BlackParrot on Zynq☆38Updated last month
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago