mcjtag / bitonic_sorter
Bitonic sorter (Batcher's sorting network) written in Verilog.
☆25Updated last month
Related projects ⓘ
Alternatives and complementary repositories for bitonic_sorter
- ☆22Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- eyeriss-chisel3☆38Updated 2 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- ☆25Updated 4 years ago
- ☆26Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- Xilinx AXI VIP example of use☆31Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆55Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆27Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- ☆66Updated 10 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- ☆12Updated this week
- This is a verilog implementation of 4x4 systolic array multiplier☆38Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago