RFCs for changes to the Amaranth language and standard components
☆18Jan 26, 2026Updated last month
Alternatives and similar repositories for rfcs
Users that are interested in rfcs are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated last month
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 3 years ago
- ☆49Feb 26, 2023Updated 3 years ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 8 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated this week
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- reverse engineering the canon 5D mark II (5D2) image sensor☆33May 27, 2025Updated 9 months ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆17Feb 18, 2026Updated last week
- Native Rust implementation of the FST waveform format from GTKWave.☆13Jan 20, 2026Updated last month
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated last month
- ☆12Aug 25, 2019Updated 6 years ago
- Command line tool to execute jobs in Cirrus CI☆12Aug 31, 2023Updated 2 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- enclosure for the mainboard and zturn lite☆13Mar 13, 2020Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- art(?) through random code☆10Jan 3, 2023Updated 3 years ago
- A minimal C++ QML interaction example☆10Nov 28, 2014Updated 11 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- An open-source, cross-platform transmission line simulation tool.☆60Aug 23, 2024Updated last year
- math / physics lecture notes☆16May 26, 2023Updated 2 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 4 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- not infinite, but huge canvas collaborative vector drawing program☆13Oct 28, 2018Updated 7 years ago
- Config file for cheap 2,95€ LC-Display.☆19Jan 3, 2018Updated 8 years ago
- A webui for AXIOM cameras. Interacting with nctrl.☆17Dec 23, 2025Updated 2 months ago