amaranth-lang / rfcsLinks
RFCs for changes to the Amaranth language and standard components
☆18Updated last week
Alternatives and similar repositories for rfcs
Users that are interested in rfcs are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- Industry standard I/O for Amaranth HDL☆31Updated last year
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated last week
- An FPGA reverse engineering and documentation project☆65Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Updated 3 months ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- PicoRV☆43Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆76Updated last week
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Project Trellis database☆14Updated 4 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Updated last year
- End-to-end synthesis and P&R toolchain☆94Updated 2 months ago
- The open-source Zynq 7000 BSP generator for openXC7☆51Updated last year
- ☆47Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆23Updated 5 years ago
- Exploring gate level simulation☆58Updated 9 months ago
- A modern schematic entry and simulation program☆83Updated this week
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- RISC-V out-of-order core for education and research purposes☆81Updated 2 weeks ago
- 妖刀夢渡☆63Updated 6 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago