openXC7 / toolchain-installer
Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7
☆70Updated 9 months ago
Alternatives and similar repositories for toolchain-installer:
Users that are interested in toolchain-installer are comparing it to the libraries listed below
- Experimental flows using nextpnr for Xilinx devices☆42Updated 3 weeks ago
- Demo projects for various Kintex FPGA boards☆53Updated 10 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆96Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- ☆45Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Nitro USB FPGA core☆84Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated last week
- Wishbone interconnect utilities☆39Updated 2 months ago
- Board definitions for Amaranth HDL☆112Updated 2 weeks ago
- sump3 logic analyzer☆19Updated 3 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago