ArcaneNibble / project-chibiLinks
Altera MAX V bitstream documentation -- CLEANUP PENDING
☆17Updated 5 years ago
Alternatives and similar repositories for project-chibi
Users that are interested in project-chibi are comparing it to the libraries listed below
Sorting:
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Yosys Plugins☆22Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Ultimate ECP5 development board☆116Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- ☆61Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- OpenFPGA☆34Updated 7 years ago
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Yet Another VHDL tool☆30Updated 8 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71Updated 2 years ago
- 妖刀夢渡☆63Updated 6 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Example of how to use UVM with Verilator☆34Updated 2 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 4 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37Updated 3 years ago
- ☆43Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated 2 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Updated last month
- PicoRV☆43Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated 3 weeks ago
- My pergola FPGA projects☆30Updated 4 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Updated 4 years ago