Altera MAX V bitstream documentation -- CLEANUP PENDING
☆17May 23, 2020Updated 5 years ago
Alternatives and similar repositories for project-chibi
Users that are interested in project-chibi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 9 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Noir Computer☆16Jul 19, 2023Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- port of Stephen A. Edwards apple2fpga to ULX3S☆18Mar 27, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Cyclone V bitstream reverse-engineering project☆131Oct 19, 2023Updated 2 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last month
- Magisk module to make Night Light feature of AOSP more intense☆10Sep 4, 2022Updated 3 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- A Win32 + libusb-1.0 API port of fxload, programming tool for Cypress EZ-USB series.☆10Jun 30, 2015Updated 10 years ago
- This repository contain source code for ngspice and ghdl integration☆34Feb 25, 2026Updated 3 weeks ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Retro motherboard BIOS modifications released on TheRetroWeb☆16Nov 8, 2025Updated 4 months ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- USB Full-Speed (12Mbps) protocol analyzer for the DSO Quad☆21Jan 12, 2013Updated 13 years ago
- Simple 6502 system on a ULX3S FPGA board☆18Feb 26, 2020Updated 6 years ago
- A FPGA core for a simple SDRAM controller.☆126Nov 13, 2021Updated 4 years ago