Altera MAX V bitstream documentation -- CLEANUP PENDING
☆17May 23, 2020Updated 6 years ago
Alternatives and similar repositories for project-chibi
Users that are interested in project-chibi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 10 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 8 months ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Linux SPI protocol device driver for Lattice ECP5 FPGA programming through slave SPI interface☆10Apr 10, 2023Updated 3 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Experimental flows using nextpnr for Xilinx devices☆265Oct 11, 2024Updated last year
- port of Stephen A. Edwards apple2fpga to ULX3S☆18Mar 27, 2024Updated 2 years ago
- Noir Computer☆15Jul 19, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Cyclone V bitstream reverse-engineering project☆137Oct 19, 2023Updated 2 years ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- Magisk module to make Night Light feature of AOSP more intense☆10Sep 4, 2022Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Aug 24, 2026Updated last week
- This repository contain source code for ngspice and ghdl integration☆36Jun 3, 2026Updated 2 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 6 months ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 7 years ago
- 3D-printed 32-pin PLCC plug that goes into a PLCC socket☆13Nov 11, 2021Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Win32 + libusb-1.0 API port of fxload, programming tool for Cypress EZ-USB series.☆10Jun 30, 2015Updated 11 years ago
- GUI for SymbiYosys☆18Aug 4, 2026Updated 3 weeks ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 7 years ago
- Open source HiSLIP library☆16Jan 8, 2025Updated last year
- A simple demonstration of ADC and NUS (Nordic UART Service) using the nRF-DK board.☆11Sep 6, 2015Updated 10 years ago