ArcaneNibble / project-chibiLinks
Altera MAX V bitstream documentation -- CLEANUP PENDING
☆19Updated 5 years ago
Alternatives and similar repositories for project-chibi
Users that are interested in project-chibi are comparing it to the libraries listed below
Sorting:
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- ☆61Updated last year
- iCE40 floorplan viewer☆24Updated 7 years ago
- GUI for SymbiYosys☆15Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- 妖刀夢渡☆59Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆79Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- Utilities for working with a Wishbone bus in an embedded device☆44Updated 2 weeks ago
- A reimplementation of a tiny stack CPU☆84Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago