PyFPGA / pyfpga

Related projects ⓘ

Alternatives and complementary repositories for pyfpga

• tomverbeure / kv260_bringup
  Temporary repo to gather information about the Kria KV260 board
  ☆56Updated 3 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆54Updated last year
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆56Updated last week
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆93Updated last week
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆63Updated last month
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆74Updated 2 years ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆56Updated last week
• slaclab / ruckus
  Vivado build system
  ☆71Updated this week
• suoto / fpga_cores
  ☆32Updated last year
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆62Updated last year
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆60Updated 2 weeks ago
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆148Updated last week
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆134Updated last year
• dawsonjon / verilog-math
  Mathematical Functions in Verilog
  ☆85Updated 3 years ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆64Updated 2 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆55Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆99Updated 2 weeks ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 4 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆52Updated last week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆105Updated 2 months ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆142Updated 2 years ago
• Digilent / digilent-vivado-scripts
  ☆63Updated 4 months ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆30Updated last month
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆107Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆115Updated last month
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated last week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆70Updated 4 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆108Updated this week
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆153Updated 2 weeks ago