Alternatives and similar repositories for pyfpga

Users that are interested in pyfpga are comparing it to the libraries listed below

• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆82Updated last week
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆112Updated this week
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆61Updated 2 years ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆72Updated 3 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆77Updated 6 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated last week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆196Updated last week
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆169Updated 3 years ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆147Updated 2 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆128Updated 8 months ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆120Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆84Updated 3 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆166Updated last month
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆66Updated 3 months ago
• HDLForBeginners / Examples
  ☆116Updated 2 years ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆60Updated 2 weeks ago
• tsfpga / tsfpga
  A flexible and scalable development platform for modern FPGA projects.
  ☆39Updated last week
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆195Updated last week
• chipfoundry / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆75Updated 2 months ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆58Updated 9 years ago
• AngeloJacobo / OpenLANE-Sky130-Physical-Design-Workshop
  Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
  ☆73Updated 3 years ago
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆256Updated this week
• tomverbeure / kv260_bringup
  Temporary repo to gather information about the Kria KV260 board
  ☆75Updated 4 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆151Updated last month
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆115Updated 2 years ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆265Updated 3 years ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆64Updated 5 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆81Updated 3 weeks ago
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆165Updated 2 years ago
• aesc-silicon / i2c-gpio-expander
  End-to-End Open-Source I2C GPIO Expander
  ☆33Updated last month