A Python package to use FPGA development tools programmatically.
☆151Sep 21, 2026Updated last month
Alternatives and similar repositories for pyfpga
Users that are interested in pyfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A flexible and scalable development platform for modern FPGA projects.☆48Oct 19, 2026Updated last week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆79Jul 14, 2026Updated 3 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- ☆30Jul 25, 2026Updated 3 months ago
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Cross EDA Abstraction and Automation☆45Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- ☆24Feb 3, 2026Updated 8 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Example of how to use UVM with Verilator☆50Apr 20, 2026Updated 6 months ago
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- Bitstream relocation and manipulation tool.☆56Feb 20, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Dec 1, 2022Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆136Updated this week
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆38Sep 18, 2023Updated 3 years ago
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 22, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Ethernet interface modules for Cocotb☆83Aug 28, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- The UVM written in Python☆572Updated this week
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- UART models for cocotb☆39Aug 24, 2026Updated 2 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago