Alternatives and similar repositories for pyfpga

Users that are interested in pyfpga are comparing it to the libraries listed below

• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆71Updated 3 weeks ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated this week
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆56Updated last year
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆144Updated 2 years ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆72Updated 10 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆145Updated last month
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆122Updated this week
• tomverbeure / kv260_bringup
  Temporary repo to gather information about the Kria KV260 board
  ☆69Updated 3 years ago
• AngeloJacobo / OpenLANE-Sky130-Physical-Design-Workshop
  Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
  ☆65Updated 2 years ago
• HDLForBeginners / Examples
  ☆95Updated last year
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆139Updated 2 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆139Updated last month
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆118Updated last month
• efabless / chipignite-resources
  ☆80Updated 2 years ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆67Updated 3 weeks ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆83Updated 7 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆172Updated this week
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆151Updated 2 weeks ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆190Updated last week
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆129Updated 2 weeks ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆77Updated 2 years ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆44Updated 5 months ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆110Updated 8 months ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆68Updated 7 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆64Updated this week
• OS-EDA / Course
  Home of the open-source EDA course.
  ☆42Updated last month
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆59Updated 8 months ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆115Updated 9 months ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆88Updated last year