PyFPGA / pyfpga
A Python package to use FPGA development tools programmatically.
☆98Updated 2 months ago
Alternatives and similar repositories for pyfpga:
Users that are interested in pyfpga are comparing it to the libraries listed below
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- Control and Status Register map generator for HDL projects☆109Updated this week
- Temporary repo to gather information about the Kria KV260 board☆62Updated 3 years ago
- An abstract language model of VHDL written in Python.☆50Updated this week
- Control and status register code generator toolchain☆112Updated 2 months ago
- Verilog digital signal processing components☆126Updated 2 years ago
- FuseSoC standard core library☆126Updated 3 weeks ago
- A series of CORDIC related projects☆95Updated 3 months ago
- FPGA and Digital ASIC Build System☆73Updated this week
- Extensible FPGA control platform☆57Updated last year
- VHDL-2008 Support Library☆57Updated 8 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- Vivado build system☆66Updated 2 months ago
- OSVVM Documentation☆33Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆141Updated 8 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆65Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆136Updated last year
- SpinalHDL Hardware Math Library☆83Updated 7 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆51Updated this week
- ☆86Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆152Updated this week
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆65Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆99Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated last week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 5 months ago
- Framework Open EDA Gui☆63Updated 2 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆43Updated this week