Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.
☆174Jun 24, 2021Updated 5 years ago
Alternatives and similar repositories for openlogicbit
Users that are interested in openlogicbit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA Logic Analyzer and GUI☆156Dec 29, 2022Updated 3 years ago
- ☆20Aug 2, 2025Updated 11 months ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆192Mar 10, 2024Updated 2 years ago
- open-source logic analyzer for FPGAs☆100Sep 5, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Siglent SDS1x0xX-E FPGA bitstreams☆47Dec 24, 2024Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆102Jun 6, 2020Updated 6 years ago
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Mar 29, 2026Updated 3 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 10 months ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Reference code to talk to stock xgecu firmware (T48, T56, etc)☆28Jul 2, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16May 6, 2026Updated 2 months ago
- Artix7 SOM☆21Sep 9, 2024Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆206Updated this week
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- Hardware of Jasper's Electronic Load R2☆22Sep 9, 2018Updated 7 years ago
- A tool to convert EAGLE(tm) CAD projects to KiCad☆14Feb 28, 2017Updated 9 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆318Jun 6, 2024Updated 2 years ago
- Nitro USB FPGA core☆88Mar 1, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆136Jul 17, 2021Updated 5 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆272Mar 15, 2019Updated 7 years ago
- Test and measurement hardware abstraction library and protocol decodes. This is the library only. Most users should use scopehal-apps.☆277Updated this week
- ☆60Jul 22, 2022Updated 4 years ago
- ☆118Jan 22, 2023Updated 3 years ago
- Single-chip solution for Hi-speed USB2.0(480Mbps) JTAG/SPI Debugger based on RISC-V MCU CH32V30x/CH32V20x☆127Jun 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A full-speed device-side USB peripheral core written in Verilog.☆241Oct 30, 2022Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- iCESugar series FPGA dev board☆210Sep 16, 2025Updated 10 months ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆45Mar 24, 2023Updated 3 years ago