Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.
☆178Jun 24, 2021Updated 5 years ago
Alternatives and similar repositories for openlogicbit
Users that are interested in openlogicbit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA Logic Analyzer and GUI☆156Dec 29, 2022Updated 3 years ago
- ☆20Aug 2, 2025Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 8 years ago
- open-source logic analyzer for FPGAs☆103Sep 5, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆211Sep 24, 2026Updated 3 weeks ago
- Siglent SDS1x0xX-E FPGA bitstreams☆49Dec 24, 2024Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Hardware of Jasper's Electronic Load R2☆22Sep 9, 2018Updated 8 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated last month
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆103Jun 6, 2020Updated 6 years ago
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- Reference code to talk to stock xgecu firmware (T48, T56, etc)☆28Jul 2, 2024Updated 2 years ago
- ☆16Oct 5, 2026Updated last week
- Artix7 SOM☆22Sep 9, 2024Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆144Jul 17, 2021Updated 5 years ago
- ☆60Jul 22, 2022Updated 4 years ago
- ☆13Aug 25, 2022Updated 4 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆105Jan 12, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆321Jun 6, 2024Updated 2 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 6 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆15Aug 27, 2026Updated last month
- A Verilog implementation of DisplayPort protocol for FPGAs☆276Mar 15, 2019Updated 7 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Test and measurement hardware abstraction library and protocol decodes. This is the library only. Most users should use scopehal-apps.☆286Updated this week
- Nitro USB FPGA core☆91Mar 1, 2026Updated 7 months ago
- ☆48May 13, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- ☆92May 4, 2017Updated 9 years ago
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago