regymm / pcie_7x
PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
☆39Updated 3 weeks ago
Alternatives and similar repositories for pcie_7x
Users that are interested in pcie_7x are comparing it to the libraries listed below
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆45Updated 2 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- Exploring gate level simulation☆57Updated 3 weeks ago
- An FPGA reverse engineering and documentation project☆44Updated last week
- A pipelined RISC-V processor☆55Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- ☆22Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 4 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- System on Chip toolkit for Amaranth HDL☆89Updated 7 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 4 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Ultimate ECP5 development board☆106Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated last week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆44Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Board definitions for Amaranth HDL☆115Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆37Updated this week
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆73Updated 10 months ago