regymm / pcie_7x
PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
☆19Updated this week
Alternatives and similar repositories for pcie_7x:
Users that are interested in pcie_7x are comparing it to the libraries listed below
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last month
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆51Updated 4 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- An FPGA reverse engineering and documentation project☆41Updated this week
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- WIP 100BASE-TX PHY☆74Updated 3 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆28Updated this week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 2 weeks ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago
- Naive Educational RISC V processor☆79Updated 5 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆59Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- CoreScore☆146Updated 2 months ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆43Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Board definitions for Amaranth HDL☆112Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- GDB server to debug CPU simulation waveform traces☆44Updated 3 years ago