riffpga -- write FPGA bitstreams through a USB drive, get USB serial and dynamic clocking in a platform independent way
☆75Jun 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for riffpga
Users that are interested in riffpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 5 months ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆29Jun 21, 2026Updated 2 weeks ago
- ☆13Jun 21, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Inkscape to Blender front panel exporter☆20May 27, 2022Updated 4 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Mar 29, 2026Updated 3 months ago
- FPGA-based MP3-Audioplayer based on Arduino MKR Vidor 4000 with Webserver-Control☆56Aug 8, 2025Updated 11 months ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Bluetooth to UART bridge chip☆21Apr 15, 2022Updated 4 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆43Nov 14, 2021Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated 2 months ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Using fixed-point arithmetic in a modern FPGA to produce cool sounds by modeling a 1970s-era Moog-like synthesizer.☆22Dec 2, 2018Updated 7 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆77Jun 24, 2026Updated 2 weeks ago
- RGB to YPbPr converter☆15Jun 17, 2026Updated 3 weeks ago
- ☆15May 24, 2025Updated last year
- ☆23Dec 11, 2025Updated 6 months ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- ☆11Nov 17, 2025Updated 7 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Jun 19, 2026Updated 2 weeks ago
- ULX5M with GateMate with SDRAM☆60Mar 13, 2026Updated 3 months ago
- Amaranth HDL libary for building USB-capable SoC designs.☆29Oct 31, 2025Updated 8 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆216Updated this week
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 2 years ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Jul 1, 2026Updated last week
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 3 months ago
- ☆23Mar 25, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆86Sep 7, 2020Updated 5 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago