enclustra / en_cl_fixLinks
Fixed-point math library with VHDL, Python and MATLAB support
☆22Updated 3 months ago
Alternatives and similar repositories for en_cl_fix
Users that are interested in en_cl_fix are comparing it to the libraries listed below
Sorting:
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- ☆32Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Open FPGA Modules☆23Updated 7 months ago
- UART models for cocotb☆29Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 6 months ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 10 months ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 4 months ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Repository containing the DSP gateware cores☆13Updated 8 months ago
- A compact, configurable RISC-V core☆11Updated 2 months ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 6 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 6 months ago