Fixed-point math library with VHDL, Python and MATLAB support
☆39Aug 12, 2026Updated 2 months ago
Alternatives and similar repositories for en_cl_fix
Users that are interested in en_cl_fix are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆43Feb 24, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- ☆33Jul 15, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆18Sep 16, 2020Updated 6 years ago
- ☆10May 5, 2020Updated 6 years ago
- An open-source HDL register code generator fast enough to run in real time.☆92Updated this week
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 6 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Open Logic FPGA Standard Library☆1,033Updated this week
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆29Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Updated this week
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆44Sep 22, 2025Updated last year
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆482Updated this week
- ☆14Jun 29, 2026Updated 4 months ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 29, 2026Updated last week
- A tool for creating HDL-Schematics☆10Updated this week
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆20Oct 27, 2026Updated last week
- Nitro E1 FPGA core☆13Apr 30, 2024Updated 2 years ago
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- VHDL Native Synthesizable Library☆14Oct 27, 2026Updated last week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Oct 21, 2026Updated 2 weeks ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Markdown exporter for the PeakRDL toolchain☆13Updated this week
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆136Feb 11, 2021Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago