Fixed-point math library with VHDL, Python and MATLAB support
☆39Apr 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for en_cl_fix
Users that are interested in en_cl_fix are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆33Apr 30, 2023Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 7 months ago
- Resources for my first book☆23Jun 21, 2023Updated 2 years ago
- A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU☆32Jun 3, 2025Updated 11 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆35Apr 9, 2026Updated last month
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- LimeSDR XTRX gateware project.☆21Jan 20, 2026Updated 3 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆203Apr 20, 2026Updated 2 weeks ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Open Logic FPGA Standard Library☆915Apr 29, 2026Updated last week
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Sep 23, 2020Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆16Mar 14, 2024Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Apr 24, 2026Updated 2 weeks ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆70Feb 18, 2026Updated 2 months ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆49Jun 22, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A huge VHDL library for FPGA and digital ASIC development☆457Updated this week
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 6 months ago
- nMigen support for Xilinx Zynq devices☆15Nov 5, 2022Updated 3 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated last month
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago