enclustra / en_cl_fixLinks
Fixed-point math library with VHDL, Python and MATLAB support
☆23Updated 4 months ago
Alternatives and similar repositories for en_cl_fix
Users that are interested in en_cl_fix are comparing it to the libraries listed below
Sorting:
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- ☆32Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆71Updated last week
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- UART models for cocotb☆29Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 5 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆70Updated 9 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆14Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- VHDL String Formatting Library☆25Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated 3 weeks ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Open FPGA Modules☆23Updated 8 months ago