enclustra / en_cl_fixLinks
Fixed-point math library with VHDL, Python and MATLAB support
☆28Updated last month
Alternatives and similar repositories for en_cl_fix
Users that are interested in en_cl_fix are comparing it to the libraries listed below
Sorting:
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 7 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- ☆33Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- UART models for cocotb☆30Updated last month
- Library of reusable VHDL components☆28Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 2 months ago
- Open FPGA Modules☆24Updated 11 months ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated 2 weeks ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Network protocol libraries for VHDL test benches☆13Updated 4 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 8 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆17Updated last month