enclustra / en_cl_fixLinks
Fixed-point math library with VHDL, Python and MATLAB support
☆28Updated last week
Alternatives and similar repositories for en_cl_fix
Users that are interested in en_cl_fix are comparing it to the libraries listed below
Sorting:
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆24Updated last year
- ☆33Updated 2 years ago
- Network protocol libraries for VHDL test benches☆13Updated 5 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Verilog IP Cores & Tests☆13Updated 7 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- UART models for cocotb☆31Updated last month
- A simple DDR3 memory controller☆60Updated 2 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Library of reusable VHDL components☆28Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- Extensible FPGA control platform☆61Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 11 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- Open FPGA Modules☆24Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago