Fixed-point math library with VHDL, Python and MATLAB support
☆39Aug 12, 2026Updated last month
Alternatives and similar repositories for en_cl_fix
Users that are interested in en_cl_fix are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated 2 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆42Feb 24, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆33Jul 15, 2026Updated 2 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Updated this week
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated last year
- Open Logic FPGA Standard Library☆1,014Updated this week
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Nitro E1 FPGA core☆13Apr 30, 2024Updated 2 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Sep 16, 2026Updated last week
- ☆18Sep 16, 2020Updated 6 years ago
- ☆20Sep 3, 2026Updated 3 weeks ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- ☆28Sep 17, 2026Updated last week
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆43Jul 7, 2026Updated 2 months ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Resources for my first book☆22Jun 21, 2023Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 7 months ago
- Source for the "FPGAs?! Now What?" Book☆67Jun 19, 2014Updated 12 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU☆35Jun 3, 2025Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆136Feb 11, 2021Updated 5 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated last month
- LimeSDR XTRX gateware project.☆23Sep 3, 2026Updated 3 weeks ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- ☆15Sep 23, 2020Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago