prjunnamed / prjcombineLinks
An FPGA reverse engineering and documentation project
☆54Updated this week
Alternatives and similar repositories for prjcombine
Users that are interested in prjcombine are comparing it to the libraries listed below
Sorting:
- End-to-end synthesis and P&R toolchain☆87Updated 3 weeks ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Experiments with Yosys cxxrtl backend☆49Updated 8 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 9 months ago
- Industry standard I/O for Amaranth HDL☆29Updated 11 months ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Exploring gate level simulation☆58Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated last month
- 妖刀夢渡☆60Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- RISC-V out-of-order core for education and research purposes☆62Updated last week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated last month
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 3 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆54Updated 4 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆43Updated 8 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆25Updated last week
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- ☆23Updated 3 years ago
- Board definitions for Amaranth HDL☆118Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year