prjunnamed / prjcombine
☆12Updated this week
Related projects ⓘ
Alternatives and complementary repositories for prjcombine
- VS Code based debugger for hardware designs in Amaranth or Verilog☆32Updated last week
- Industry standard I/O for Amaranth HDL☆26Updated last month
- 妖刀夢渡☆56Updated 5 years ago
- Project Trellis database☆12Updated last year
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 6 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- LiteX project for the ButterStick bootloader☆12Updated last year
- ☆22Updated 2 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- Misc open FPGA flow examples☆8Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Industry standard I/O for nMigen☆13Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- fun with GSM☆2Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆30Updated 9 months ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- ☆63Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago