prjunnamed / prjcombineLinks
An FPGA reverse engineering and documentation project
☆58Updated 3 weeks ago
Alternatives and similar repositories for prjcombine
Users that are interested in prjcombine are comparing it to the libraries listed below
Sorting:
- End-to-end synthesis and P&R toolchain☆89Updated 3 weeks ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Exploring gate level simulation☆58Updated 5 months ago
- System on Chip toolkit for Amaranth HDL☆93Updated 11 months ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated last week
- Industry standard I/O for Amaranth HDL☆29Updated 11 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 2 months ago
- ☆16Updated last year
- 妖刀夢渡☆62Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆44Updated 8 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- RISC-V out-of-order core for education and research purposes☆63Updated last week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆56Updated 5 months ago
- ☆23Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last month
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 11 months ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- rust ftdi ft60x libusb driver☆17Updated 4 years ago