prjunnamed / prjcombineLinks
An FPGA reverse engineering and documentation project
☆47Updated this week
Alternatives and similar repositories for prjcombine
Users that are interested in prjcombine are comparing it to the libraries listed below
Sorting:
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 6 months ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- End-to-end synthesis and P&R toolchain☆84Updated last week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- ☆22Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 3 weeks ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- Exploring gate level simulation☆58Updated last month
- 妖刀夢渡☆59Updated 6 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- PicoRV☆44Updated 5 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆36Updated 4 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 9 months ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- Project Trellis database☆13Updated last year
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Awesome projects using the Amaranth HDL☆13Updated 3 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆42Updated last week
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago