An FPGA reverse engineering and documentation project
☆65Feb 28, 2026Updated this week
Alternatives and similar repositories for prjcombine
Users that are interested in prjcombine are comparing it to the libraries listed below
Sorting:
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- SD device emulator from ProjectVault☆19Sep 24, 2019Updated 6 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆54Nov 22, 2020Updated 5 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Updated this week
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 8 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- Cyclone V bitstream reverse-engineering project☆131Oct 19, 2023Updated 2 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- A C64 SID Chip recreation in FPGA☆42Jun 14, 2022Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆100Feb 24, 2026Updated last week
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- Introduction to Chip Design☆52Updated this week
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month