prjunnamed / prjcombine
An FPGA reverse engineering and documentation project
☆41Updated this week
Alternatives and similar repositories for prjcombine:
Users that are interested in prjcombine are comparing it to the libraries listed below
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- End-to-end synthesis and P&R toolchain☆78Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 4 months ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 6 months ago
- ☆22Updated 3 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- 妖刀夢渡☆59Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- Experimental flows using nextpnr for Xilinx devices☆42Updated 2 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Board definitions for Amaranth HDL☆112Updated this week
- Project Trellis database☆13Updated last year
- Awesome projects using the Amaranth HDL☆13Updated last month
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 11 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Yet Another VHDL tool☆31Updated 7 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- assorted library of utility cores for amaranth HDL☆87Updated 6 months ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago