chili-chips-ba / openXC7-TetriSaraj
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆24Updated last month
Alternatives and similar repositories for openXC7-TetriSaraj:
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below
- Wishbone interconnect utilities☆39Updated last month
- Master-thesis-final☆19Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- ☆20Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- A compact, configurable RISC-V core☆11Updated last month
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- UART models for cocotb☆26Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated this week
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆41Updated 3 weeks ago
- Collection of projects for various FPGA development boards☆44Updated 10 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- A padring generator for ASICs☆25Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 3 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- ☆33Updated 4 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago