chili-chips-ba / openXC7-TetriSarajLinks
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆33Updated 8 months ago
Alternatives and similar repositories for openXC7-TetriSaraj
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated 3 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 3 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆25Updated 3 weeks ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆17Updated 2 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Master-thesis-final☆19Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated 2 weeks ago
- A Risc-V SoC for Tiny Tapeout☆43Updated last month
- ☆27Updated 7 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆39Updated this week
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆38Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Portable HyperRAM controller☆60Updated 11 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A compact, configurable RISC-V core☆12Updated 3 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago