Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆36Feb 23, 2025Updated last year
Alternatives and similar repositories for openXC7-TetriSaraj
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Jun 19, 2026Updated 2 weeks ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆87May 8, 2026Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated 2 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,335Updated this week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆81Jun 24, 2026Updated 2 weeks ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆77Jun 24, 2026Updated 2 weeks ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆29Jun 21, 2026Updated 2 weeks ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated last year
- Artix7 SOM☆21Sep 9, 2024Updated last year
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 7 months ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 5 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 5 months ago
- ☆26Jan 12, 2024Updated 2 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Jun 22, 2026Updated 2 weeks ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 4 months ago
- ☆22Feb 3, 2026Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 5 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 2 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆116Jul 20, 2024Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 3 weeks ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- ☆13Sep 25, 2019Updated 6 years ago