chili-chips-ba / openXC7-TetriSarajLinks
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆33Updated 9 months ago
Alternatives and similar repositories for openXC7-TetriSaraj
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆43Updated 9 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆17Updated last week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- ☆27Updated 7 months ago
- A Risc-V SoC for Tiny Tapeout☆43Updated last week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆46Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 weeks ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 4 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Master-thesis-final☆19Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated last week
- A compact, configurable RISC-V core☆12Updated 4 months ago
- Drive a Wishbone master bus with an SPI bus.☆10Updated 7 months ago
- sample VCD files☆39Updated 2 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆20Updated 3 years ago
- Portable HyperRAM controller☆61Updated 11 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago