chili-chips-ba / openXC7-TetriSarajLinks
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆35Updated 11 months ago
Alternatives and similar repositories for openXC7-TetriSaraj
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below
Sorting:
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆53Updated 3 weeks ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Updated 5 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated last week
- Wishbone interconnect utilities☆44Updated last month
- USB virtual model in C++ for Verilog☆32Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- ☆27Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆54Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 9 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Updated last year
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆45Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆38Updated last year
- Master-thesis-final☆19Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆82Updated last week
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago