chili-chips-ba / openXC7-TetriSaraj
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆22Updated 4 months ago
Alternatives and similar repositories for openXC7-TetriSaraj:
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below
- Master-thesis-final☆18Updated last year
- Wishbone interconnect utilities☆38Updated last week
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated 3 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆37Updated this week
- ☆20Updated 3 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 10 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆54Updated this week
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 2 months ago
- ☆19Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- ☆33Updated 3 months ago
- A Risc-V SoC for Tiny Tapeout☆15Updated last week
- Collection of projects for various FPGA development boards☆43Updated 9 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆21Updated 3 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- UART models for cocotb☆26Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated 2 weeks ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated 3 weeks ago
- Virtual development board for HDL design☆40Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year