chili-chips-ba / openXC7-TetriSarajLinks
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆32Updated 8 months ago
Alternatives and similar repositories for openXC7-TetriSaraj
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆16Updated last month
- Wishbone interconnect utilities☆42Updated 8 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆77Updated last week
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- Master-thesis-final☆19Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆21Updated last week
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆26Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A Risc-V SoC for Tiny Tapeout☆40Updated 3 weeks ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆30Updated last week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated last week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago