chili-chips-ba / openXC7-TetriSarajLinks
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆27Updated 4 months ago
Alternatives and similar repositories for openXC7-TetriSaraj
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below
Sorting:
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- Master-thesis-final☆19Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- Wishbone interconnect utilities☆41Updated 4 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- ☆23Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- UART models for cocotb☆29Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- ☆35Updated 7 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- Collection of projects for various FPGA development boards☆45Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆51Updated last week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago