chili-chips-ba / openXC7-TetriSaraj
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆19Updated last month
Related projects ⓘ
Alternatives and complementary repositories for openXC7-TetriSaraj
- Master-thesis-final☆18Updated last year
- Wishbone interconnect utilities☆37Updated 6 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- USB virtual model in C++ for Verilog☆28Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- A padring generator for ASICs☆22Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- A compact, configurable RISC-V core☆11Updated last week
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- ☆12Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 3 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆25Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- ☆19Updated last year
- A collection of SPI related cores☆15Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago