chili-chips-ba / openXC7-TetriSaraj
Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆25Updated last month
Alternatives and similar repositories for openXC7-TetriSaraj:
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Wishbone interconnect utilities☆39Updated 2 months ago
- Master-thesis-final☆19Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A compact, configurable RISC-V core☆11Updated 3 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- ☆20Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- ☆13Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆45Updated 3 weeks ago
- ☆21Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- ☆34Updated 5 months ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆40Updated last year
- ☆30Updated 4 years ago