Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented with SW in the bare-metal 'C' they, together, make for this classic game. Except that it's now, in the standard BiH tradition, with a twist of our ow…
☆38Oct 11, 2026Updated this week
Alternatives and similar repositories for openXC7-TetriSaraj
Users that are interested in openXC7-TetriSaraj are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Oct 3, 2026Updated 2 weeks ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆101May 8, 2026Updated 5 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆106May 8, 2026Updated 5 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆100Updated this week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to Gbps SerDes. Now for the first time in opensource …☆107Updated this week
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated 2 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆38Jun 21, 2026Updated 3 months ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 8 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated last month
- Soft USB for LiteX☆51Oct 6, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Artix7 SOM☆22Sep 9, 2024Updated 2 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 6 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆42Jan 11, 2026Updated 9 months ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,379Updated this week
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Oct 8, 2026Updated last week
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- Convert a cubic bezier curve to a series of arcs☆10Sep 3, 2018Updated 8 years ago
- Project Peppercorn GateMate Test Cases☆19Sep 29, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆39Jan 11, 2023Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆119Jul 20, 2024Updated 2 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆128Updated this week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago