amaranth-farm / amlib
assorted library of utility cores for amaranth HDL
☆77Updated this week
Related projects: ⓘ
- Nitro USB FPGA core☆82Updated 6 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆39Updated 5 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated 10 months ago
- Generate Zynq configurations without using the vendor GUI☆29Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆51Updated 3 years ago
- Board definitions for Amaranth HDL☆105Updated last month
- VHDL Library for implementing common DSP functionality.☆26Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆69Updated 2 years ago
- a USB2 highspeed device core, written in amaranth HDL☆38Updated this week
- User-friendly explanation of Yosys options☆111Updated 2 years ago
- ☆90Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆52Updated last week
- ☆42Updated last year
- I want to learn [n]Migen.☆39Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 2 weeks ago
- ☆34Updated last year
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆94Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆102Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆57Updated 7 months ago
- Flip flop setup, hold & metastability explorer tool☆31Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆37Updated 4 months ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- A wishbone controlled scope for FPGA's☆72Updated 8 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆49Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- FPGA USB stack written in LiteX☆125Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆31Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆26Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆89Updated last year