GSI Timing Gateware and Tools
☆14Feb 25, 2026Updated this week
Alternatives and similar repositories for bel_projects
Users that are interested in bel_projects are comparing it to the libraries listed below
Sorting:
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- Building and compile all your CV documents in one easy and quickly!☆11Oct 19, 2017Updated 8 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆26Mar 15, 2025Updated 11 months ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- Artix7 SOM☆18Sep 9, 2024Updated last year
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Feb 22, 2026Updated last week
- Hardware Description Language Translator☆18Updated this week
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆20Mar 21, 2025Updated 11 months ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- An interactive digital logic simulator with verilog support (Yosys)☆27Jan 3, 2026Updated 2 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 weeks ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- ☆23Jan 21, 2024Updated 2 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- A flexible and scalable development platform for modern FPGA projects.☆41Feb 2, 2026Updated last month
- This is BISS-C FPGA IP and It's Driver Repo☆34Nov 13, 2023Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- ☆12Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated last month
- Easy-to-use wrapper for the Geant4 library for Monte Carlo radiation transport in matter. Possible to use either from the command line or…☆11Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- synthesizable FFT IP block for FPGA designs☆32Apr 16, 2019Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated last week
- development of measurement software for dilution fridge☆18Feb 11, 2026Updated 2 weeks ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year