GSI-CS-CO / bel_projectsLinks
GSI Timing Gateware and Tools
☆14Updated last week
Alternatives and similar repositories for bel_projects
Users that are interested in bel_projects are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆16Updated 2 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Repository containing the DSP gateware cores☆13Updated 8 months ago
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆20Updated last year
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Testbenches for HDL projects☆18Updated this week
- Extensible FPGA control platform☆62Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Open FPGA Modules☆23Updated 7 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 5 months ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- ☆17Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 6 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆11Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 2 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆10Updated 3 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- WISHBONE Builder☆14Updated 8 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- IP Catalog for Raptor.☆12Updated 6 months ago
- ☆20Updated 2 years ago