GSI-CS-CO / bel_projectsLinks
GSI Timing Gateware and Tools
☆14Updated this week
Alternatives and similar repositories for bel_projects
Users that are interested in bel_projects are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆17Updated 4 months ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- VHDL functional blocks with their simulations and test sequences☆21Updated last week
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- general-cores☆20Updated 3 weeks ago
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆21Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 3 weeks ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Testbenches for HDL projects☆19Updated this week
- ☆20Updated 3 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated last month
- Extensible FPGA control platform☆62Updated 2 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- Open FPGA Modules☆24Updated 10 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 5 months ago
- Synthesizable FIR filters in VHDL☆14Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated last week
- A collection of HLS IP designs for Zybo-Z2☆9Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago