GSI-CS-CO / bel_projectsLinks
GSI Timing Gateware and Tools
☆14Updated this week
Alternatives and similar repositories for bel_projects
Users that are interested in bel_projects are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆17Updated 2 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- general-cores☆21Updated 3 months ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- VHDL PCIe Transceiver☆31Updated 5 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ☆18Updated 5 years ago
- ☆20Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆21Updated 2 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated last week
- Triple Modular Redundancy☆27Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 8 months ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Updated 6 years ago