GSI-CS-CO / bel_projects
GSI Timing Gateware and Tools
☆14Updated this week
Related projects ⓘ
Alternatives and complementary repositories for bel_projects
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- A collection of Opal Kelly provided design resources☆15Updated last month
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆19Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 3 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆41Updated last month
- Extensible FPGA control platform☆54Updated last year
- ☆15Updated 4 years ago
- Open FPGA Modules☆23Updated last month
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆16Updated 7 months ago
- Digital Circuit rendering engine☆35Updated last year
- sample VCD files☆36Updated 9 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆24Updated 4 months ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆25Updated 2 weeks ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Time to Digital Converter (TDC)☆27Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- ☆20Updated 2 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆16Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 2 years ago
- ☆32Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆22Updated 4 months ago
- File editor for the Xilinx AXI Traffic Generator IP☆15Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Library of reusable VHDL components☆25Updated 8 months ago