GSI-CS-CO / bel_projectsLinks
GSI Timing Gateware and Tools
☆14Updated this week
Alternatives and similar repositories for bel_projects
Users that are interested in bel_projects are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆17Updated 2 weeks ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- general-cores☆20Updated last month
- Repository containing the DSP gateware cores☆13Updated this week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last month
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆12Updated 6 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- A flexible and scalable development platform for modern FPGA projects.☆32Updated last week
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆17Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- Testbenches for HDL projects☆20Updated last week
- ☆29Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Synthesizable FIR filters in VHDL☆14Updated 6 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆20Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated 2 weeks ago
- USB capture IP☆21Updated 5 years ago