GSI-CS-CO / bel_projectsLinks
GSI Timing Gateware and Tools
☆14Updated this week
Alternatives and similar repositories for bel_projects
Users that are interested in bel_projects are comparing it to the libraries listed below
Sorting:
- A collection of Opal Kelly provided design resources☆16Updated 4 months ago
- general-cores☆20Updated this week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last month
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Triple Modular Redundancy☆27Updated 5 years ago
- Testbenches for HDL projects☆19Updated last week
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- VHDL functional blocks with their simulations and test sequences☆21Updated this week
- ☆30Updated 8 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 4 years ago
- VHDL PCIe Transceiver☆28Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆12Updated 6 years ago
- Repository containing the DSP gateware cores☆13Updated last week
- an sata controller using smallest resource.☆16Updated 11 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ☆20Updated 3 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆11Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 4 months ago
- Open FPGA Modules☆24Updated 9 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated 2 weeks ago
- An Open Source Link Protocol and Controller☆27Updated 3 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago