Fault Injection Automatic Test Equipment
☆17Nov 22, 2021Updated 4 years ago
Alternatives and similar repositories for fiate
Users that are interested in fiate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 2 months ago
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 3 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- ☆22Sep 26, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆50Aug 24, 2026Updated last month
- Open Source AES☆31Oct 6, 2025Updated last year
- Converter from Allegro to KiCad, and Allegro extract viewer☆17Feb 20, 2020Updated 6 years ago
- NI-VISA based device control☆12Sep 20, 2021Updated 5 years ago
- Netlist to KiCad schematic☆19Feb 8, 2021Updated 5 years ago
- ☆11Sep 22, 2022Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Updated this week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- sigrok_slogic☆22Apr 15, 2025Updated last year
- Bitstream relocation and manipulation tool.☆56Feb 20, 2026Updated 7 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 3 years ago
- a Python framework for managing embedded HW/SW projects☆24Oct 6, 2026Updated last week
- A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL☆23Aug 6, 2026Updated 2 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆67Oct 2, 2026Updated last week
- ☆20Jun 18, 2022Updated 4 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- vlc在vs2010下面的移植☆10Feb 27, 2015Updated 11 years ago
- C/C++工具库，包涵一些常用的类，函数等☆11Jun 20, 2013Updated 13 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 2 months ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Updated this week
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆15Nov 19, 2023Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- [TMLR 2024] Revisiting Random Weight Perturbation for Efficiently Improving Generalization☆13Oct 18, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Nov 17, 2025Updated 10 months ago
- TCP tunnel powered by epoll☆15Dec 16, 2021Updated 4 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- ☆12Mar 11, 2024Updated 2 years ago
- 基于Qt的一款截图工具☆11Nov 8, 2016Updated 9 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated 2 years ago