Fault Injection Automatic Test Equipment
☆16Nov 22, 2021Updated 4 years ago
Alternatives and similar repositories for fiate
Users that are interested in fiate are comparing it to the libraries listed below
Sorting:
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago
- Converter from Allegro to KiCad, and Allegro extract viewer☆13Feb 20, 2020Updated 6 years ago
- Netlist to KiCad schematic☆15Feb 8, 2021Updated 5 years ago
- a Python framework for managing embedded HW/SW projects☆18Feb 26, 2026Updated last week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- sigrok_slogic☆18Apr 15, 2025Updated 10 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- 4-Layer XC7Z010 DDR3 Layout☆18Nov 25, 2021Updated 4 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated last week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆20Jan 6, 2026Updated last month
- ☆11Dec 19, 2021Updated 4 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- The repository contains the design database and documentation for Electric Drives Demonstration Platform☆101Dec 20, 2022Updated 3 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated 11 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆59Feb 26, 2026Updated last week
- ULPI Link Wrapper (USB Phy Interface)☆35May 3, 2020Updated 5 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 10 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- ☆33Feb 20, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- ☆30Apr 1, 2017Updated 8 years ago
- NI-VISA based device control☆10Sep 20, 2021Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- FPGA examples on Google Colab☆29Feb 24, 2026Updated last week
- Kakao Linux☆39May 30, 2025Updated 9 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 21, 2025Updated 7 months ago
- Open Source AES☆31Oct 6, 2025Updated 4 months ago
- ☆30Dec 22, 2020Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- You're probably looking for cannif☆11Dec 27, 2025Updated 2 months ago
- ☆10Aug 9, 2021Updated 4 years ago
- 三相永磁同步电动机的FOC控制☆10Mar 27, 2020Updated 5 years ago