wkoszek / libxbfLinks
Xilinx Bitstream Format Library. Easily read .bit files from C programs.
☆14Updated 10 years ago
Alternatives and similar repositories for libxbf
Users that are interested in libxbf are comparing it to the libraries listed below
Sorting:
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- JTAG reverse engineering software for FTDI compatible cables☆54Updated 11 years ago
- Simplified environment for litex☆14Updated 5 years ago
- IP submodules, formatted for easier CI integration☆30Updated 2 months ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Updated 6 years ago
- IP cores for the FPGA Libre project☆12Updated 8 years ago
- nMigen examples for the ULX3S board☆16Updated 5 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- Everything needed for ulx3s FPGA☆15Updated 5 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆36Updated last year
- A low cost FPGA development board for absolute newbies☆18Updated 6 years ago
- DVI to LVDS Verilog converter☆24Updated 9 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago