VHDL package to provide C-like string formatting
☆15May 6, 2022Updated 4 years ago
Alternatives and similar repositories for hdl_string_format
Users that are interested in hdl_string_format are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 months ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- ☆33Jul 15, 2026Updated 3 months ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Jun 6, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 16, 2026Updated 2 weeks ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆18Jul 11, 2015Updated 11 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆39Dec 24, 2020Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- ☆28Oct 23, 2026Updated last week
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- VHDL related news.☆27Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- OSVVM Ethernet Library☆10Oct 9, 2026Updated 3 weeks ago
- A VHDL parser for syntax highlighting.☆26Updated this week
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆44Sep 22, 2025Updated last year
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated 2 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆43Feb 24, 2025Updated last year
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago