wnew / hdl_libraryLinks
A library of verilog and vhdl modules
☆15Updated 6 years ago
Alternatives and similar repositories for hdl_library
Users that are interested in hdl_library are comparing it to the libraries listed below
Sorting:
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated 2 weeks ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- Open FPGA Modules☆24Updated 10 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- UART models for cocotb☆29Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated 2 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆14Updated 13 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- Library of reusable VHDL components☆28Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆16Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆63Updated 2 weeks ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆28Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆20Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- ☆10Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- ☆30Updated 8 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year