A library of verilog and vhdl modules
☆15Nov 13, 2018Updated 7 years ago
Alternatives and similar repositories for hdl_library
Users that are interested in hdl_library are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- An RS232 communication controller implemented in VHDL☆16Aug 17, 2014Updated 11 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆37Jan 18, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Stake LP Tokens and earn RIO☆10Apr 30, 2026Updated 3 weeks ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Photoshop Actions to mimic Instagram filters☆11Jan 3, 2017Updated 9 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- A decoding algorithm for quantum error correcting codes.☆19May 18, 2026Updated last week
- 基于MATLAB和C51的微信跳一跳单片机物理外挂设计☆10Apr 17, 2018Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A library of VHDL components for Neural Networks☆21Sep 23, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆14Feb 3, 2016Updated 10 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆87Dec 23, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14May 15, 2026Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 6 months ago
- A day scheduler for use with jQuery☆10Jun 15, 2018Updated 7 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- Documentation for Allwinner SoCs☆23Nov 16, 2024Updated last year
- general-cores☆21Jul 16, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated 2 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 3 months ago
- 使用Pytorch实现2D-UNet和UNet++(NestedUNet)对Chaos、Promise12两个个数据集进行分割☆25Dec 10, 2020Updated 5 years ago