wnew / hdl_library
A library of verilog and vhdl modules
☆15Updated 6 years ago
Alternatives and similar repositories for hdl_library:
Users that are interested in hdl_library are comparing it to the libraries listed below
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆11Updated 3 years ago
- Open FPGA Modules☆23Updated 6 months ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated 11 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 2 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 11 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- APB UVC ported to Verilator☆11Updated last year
- Library of reusable VHDL components☆28Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Updated 4 months ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- ☆21Updated 5 years ago