Cognoscan / BoostDSPLinks
VHDL Library for implementing common DSP functionality.
☆30Updated 7 years ago
Alternatives and similar repositories for BoostDSP
Users that are interested in BoostDSP are comparing it to the libraries listed below
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆12Updated 2 weeks ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 8 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last month
- Library of reusable VHDL components☆28Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 7 months ago
- ☆33Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- ☆26Updated 5 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- The first-ever opensource RTL stack for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With sta…☆22Updated this week
- Extensible FPGA control platform☆61Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆64Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- Verilog wishbone components☆118Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Wishbone interconnect utilities☆41Updated 8 months ago
- Drawio => VHDL and Verilog☆57Updated last year
- UART models for cocotb☆30Updated last month
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago