emsec / halLinks
HAL – The Hardware Analyzer
☆667Updated this week
Alternatives and similar repositories for hal
Users that are interested in hal are comparing it to the libraries listed below
Sorting:
- A modern and open-source cross-platform software for chips reverse engineering.☆260Updated 6 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆672Updated 3 years ago
- VHDL compiler and simulator☆697Updated this week
- A modern hardware definition language and toolchain based on Python☆1,706Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆1,449Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 3 weeks ago
- A Python toolbox for building complex digital hardware☆1,276Updated 3 weeks ago
- An open source SPI flash emulator and monitor☆374Updated 4 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- Small footprint and configurable PCIe core☆550Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,296Updated this week
- Universal utility for programming FPGA☆1,347Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆657Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,063Updated 2 months ago
- A list of resources related to the open-source FPGA projects☆411Updated 2 years ago
- Hardware Description Languages☆1,037Updated 4 months ago
- Small footprint and configurable DRAM core☆415Updated last week
- Yosys Open SYnthesis Suite☆3,848Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆785Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated last week
- draws an SVG schematic from a JSON netlist☆700Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆415Updated last month
- Linux on LiteX-VexRiscv☆637Updated this week
- A 32-bit RISC-V soft processor☆311Updated 3 months ago
- A huge VHDL library for FPGA and digital ASIC development☆384Updated last week
- Build your hardware, easily!☆3,346Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆297Updated 2 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆432Updated 8 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆579Updated 4 years ago
- Python core of avatar²☆551Updated 2 months ago