emsec / hal

Related projects ⓘ

Alternatives and complementary repositories for hal

• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆774Updated this week
• DegateCommunity / Degate
  A modern and open-source cross-platform software for chips reverse engineering.
  ☆251Updated last month
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆483Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆308Updated 4 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,314Updated 3 weeks ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆661Updated 2 years ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆399Updated 9 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,206Updated 2 weeks ago
• nickg / nvc
  VHDL compiler and simulator
  ☆636Updated this week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆402Updated 2 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,218Updated last week
• osresearch / spispy
  An open source SPI flash emulator and monitor
  ☆343Updated 4 years ago
• newaetech / chipwhisperer
  ChipWhisperer - the complete open-source toolchain for side-channel power analysis and glitching attacks
  ☆1,122Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,002Updated 3 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆368Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆407Updated 2 weeks ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆602Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,230Updated last month
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆290Updated 3 years ago
• avatartwo / avatar2
  Python core of avatar²
  ☆525Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆361Updated last month
• airbus-seclab / cpu_rec
  Recognize cpu instructions in an arbitrary binary file
  ☆655Updated 8 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆382Updated last month
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆347Updated this week
• emard / ulx3s
  PCB for ULX3S FPGA R&D board
  ☆377Updated last year
• nturley / netlistsvg
  draws an SVG schematic from a JSON netlist
  ☆642Updated 9 months ago
• nitram2342 / degate
  Open source software for chip reverse engineering.
  ☆168Updated 4 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆215Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆862Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago