emsec / arm-fault-simulator
☆31Updated last year
Alternatives and similar repositories for arm-fault-simulator:
Users that are interested in arm-fault-simulator are comparing it to the libraries listed below
- Sail code model of the CHERIoT ISA☆34Updated last month
- Sweet B is a safe, compact, embeddable library for elliptic curve cryptography.☆35Updated 2 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- An FPGA reverse engineering and documentation project☆36Updated last week
- An open-source deterministic fault attack simulator prototype☆57Updated 4 years ago
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 4 months ago
- A super simple RV32i JIT, designed for ease of understanding and modification☆84Updated 2 years ago
- An architecture module for Binary Ninja to support msp430☆18Updated 5 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 5 months ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆38Updated last week
- Python package to handle vendor-supplied, often buggy SVD files.☆72Updated 2 weeks ago
- Sled System Emulator☆28Updated last week
- PhyWhisperer-USB: Hardware USB Trigger☆87Updated 10 months ago
- Donjon hardware tool for circuits security evaluation☆74Updated 3 weeks ago
- Small footprint and configurable embedded FPGA logic analyzer☆172Updated 2 weeks ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆13Updated this week
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- ☆22Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆16Updated 8 months ago
- Postponed formatting experiments with string interning in C++. Inspired by the defmt Rust crate☆15Updated last year
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated 6 months ago
- Program to scan for malicious FPGA designs.☆14Updated 3 years ago
- ☆14Updated 11 months ago
- ☆19Updated 2 years ago