emsec / arm-fault-simulator

Related projects ⓘ

Alternatives and complementary repositories for arm-fault-simulator

• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• rust-embedded / svdtools
  Python package to handle vendor-supplied, often buggy SVD files.
  ☆63Updated this week
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆34Updated this week
• shacron / sled
  Sled System Emulator
  ☆28Updated this week
• westerndigitalcorporation / sweet-b
  Sweet B is a safe, compact, embeddable library for elliptic curve cryptography.
  ☆35Updated 2 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆169Updated last month
• bad-alloc-heavy-industries / Trawler
  Bulk scrape and download datasheets from various vendors (insult)
  ☆14Updated 3 years ago
• olofk / corescore
  CoreScore
  ☆135Updated 2 months ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆17Updated last month
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated 10 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆29Updated this week
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆111Updated 3 years ago
• cbiffle / rp2040-rustboot
  RP2040 bootloader in Rust
  ☆42Updated 2 years ago
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆16Updated 4 months ago
• wez / jlink_rtt
  JLINK RTT debugger support for rust
  ☆18Updated 4 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆28Updated 3 weeks ago
• pftbest / msp430_svd
  ☆19Updated 11 months ago
• the-eater / moth
  Sticky sticky PCI
  ☆10Updated 6 years ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆107Updated 3 weeks ago
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• charlottia / hdx
  HDL development environment on Nix.
  ☆23Updated 3 weeks ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆46Updated 10 months ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 2 years ago
• FPGA-Research-Manchester / FPGAVirusScanner
  Program to scan for malicious FPGA designs.
  ☆13Updated 3 years ago
• YoWASP / clang
  Unofficial clang WebAssembly packages
  ☆16Updated 3 months ago
• adamgreig / ecpdap
  ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.
  ☆59Updated last year
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆22Updated last week