emsec / arm-fault-simulatorLinks
☆32Updated 2 years ago
Alternatives and similar repositories for arm-fault-simulator
Users that are interested in arm-fault-simulator are comparing it to the libraries listed below
Sorting:
- Sail code model of the CHERIoT ISA☆39Updated 2 weeks ago
- Exploring gate level simulation☆58Updated 2 months ago
- An FPGA reverse engineering and documentation project☆47Updated last week
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated last week
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Sled System Emulator☆28Updated 2 months ago
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆15Updated 4 months ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆45Updated this week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- An open-source deterministic fault attack simulator prototype☆58Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 8 months ago
- An embedded OS for Apple M1 Pro chipsets☆18Updated last year
- Bibliothèque C et assembleur permettant le chiffrement/déchiffrement AES-128 de messages pour des composants grand public (famille STM32F…☆69Updated 2 years ago
- Tool for decoding mask programmed PLAs from die shots☆22Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆183Updated last month
- Donjon hardware tool for circuits security evaluation☆90Updated last week
- ☆30Updated 4 years ago
- ☆21Updated 2 years ago
- MultiZone free and open API definition☆15Updated 3 years ago
- ☆25Updated 5 months ago
- ☆16Updated 4 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆128Updated 9 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- ☆23Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆35Updated 3 weeks ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 2 weeks ago
- Testing processors with Random Instruction Generation☆38Updated 2 weeks ago