chipsalliance / f4pga-xc-fasm2bels
Library to convert a FASM file into BELs importable into Vivado.
☆13Updated last year
Alternatives and similar repositories for f4pga-xc-fasm2bels:
Users that are interested in f4pga-xc-fasm2bels are comparing it to the libraries listed below
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated this week
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- ☆18Updated 4 years ago
- ☆22Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆33Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 2 weeks ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆32Updated 2 weeks ago
- GUI for SymbiYosys☆13Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated this week
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- ☆36Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 5 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- SoftCPU/SoC engine-V☆54Updated last month
- Small SERV-based SoC primarily for OpenMPW tapeout☆41Updated 4 months ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆19Updated this week