Cloneless1 is an open-source tamper-resistant cryptographic ASIC design
☆28Jul 30, 2026Updated 2 months ago
Alternatives and similar repositories for Cloneless1
Users that are interested in Cloneless1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Multicore SoC based on the serv core☆14Dec 18, 2025Updated 10 months ago
- ☆22Updated this week
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Advanced Integrated Circuits 2026☆17Oct 9, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 2 weeks ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆13Oct 11, 2026Updated last week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆16Mar 29, 2026Updated 6 months ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- HBS (Hardware Build System) - the build system for hardware description projects.☆13Jul 26, 2026Updated 2 months ago
- ☆40Oct 16, 2026Updated last week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆70Sep 22, 2026Updated last month
- TinyBasic interpreted by custom microcoded CPU☆13May 31, 2026Updated 4 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- TinyWhisper: An Open-Source Fully-Integrated Multi-Mode Short-Wave Transmitter for Amateur Radio Applications in 130-nm CMOS☆25Oct 14, 2026Updated last week
- ☆14Jun 21, 2026Updated 4 months ago
- Open-source PDK version manager☆68Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Oct 17, 2026Updated last week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 11 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated last month
- Tiny Tapeout project build tools + chip integration scripts☆37Sep 21, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Translator for SystemVerilog DUT code to gHDL compatible VHDL code.☆24Updated this week
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - analog, mixed signal and custom GDS projects☆21Sep 15, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆59Updated this week
- wafer.space GF180MCU Run 1☆42Updated this week
- A KiCad Plugin for Drawing PCB Tracks in Spiral Shape☆18Mar 5, 2026Updated 7 months ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago