Cloneless1 is an open-source tamper-resistant cryptographic ASIC design
☆24Jul 30, 2026Updated last week
Alternatives and similar repositories for Cloneless1
Users that are interested in Cloneless1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 3 weeks ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆37Jul 23, 2026Updated 2 weeks ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Open-source PDK version manager☆56Jul 9, 2026Updated 3 weeks ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- A novel Design-for-Test flow using LibreLane☆43May 9, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - analog, mixed signal and custom GDS projects☆19May 31, 2026Updated 2 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆42Jul 21, 2026Updated 2 weeks ago
- A KiCad Plugin for Drawing PCB Tracks in Spiral Shape☆16Mar 5, 2026Updated 5 months ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆15Updated this week
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 2 months ago
- End-to-End Open-Source I2C GPIO Expander☆45Jul 23, 2026Updated 2 weeks ago
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆18Updated this week
- Blender GDSII Importer with PDK Support☆138Jul 16, 2026Updated 3 weeks ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆32Mar 28, 2026Updated 4 months ago
- ☆20Sep 12, 2025Updated 10 months ago
- Hardware Description Language Translator☆19Jun 9, 2026Updated last month
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆30Updated this week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆17Dec 24, 2020Updated 5 years ago
- Port of ciccreator to Python☆20Updated this week
- Tiny Tapeout project build tools + chip integration scripts☆35Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago