Cloneless1 is an open-source tamper-resistant cryptographic ASIC design
☆24Jun 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for Cloneless1
Users that are interested in Cloneless1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last week
- ☆36Updated this week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 2 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆84Dec 16, 2025Updated 7 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆42Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆15Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Updated this week
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆19Apr 7, 2026Updated 3 months ago
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆15Jul 9, 2026Updated last week
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated 3 weeks ago
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 3 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Updated this week
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆24Updated this week
- This tool automates and facilitates an Differential fault analysis attack on AES 128 with a fault injected between the 2 last MixColumns☆15Nov 9, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Blender GDSII Importer with PDK Support☆133Jul 3, 2026Updated last week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆26Mar 28, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated 2 weeks ago
- Hardware Description Language Translator☆19Jun 9, 2026Updated last month
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆87Updated this week
- A Risc-V SoC for Tiny Tapeout☆55Updated this week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆17Dec 24, 2020Updated 5 years ago
- Parasitic Extraction for KLayout☆45Jul 1, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago
- Open-source PDK version manager☆55Jul 9, 2026Updated last week
- ☆63Mar 31, 2025Updated last year
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- Automated Generation of Masked Hardware☆21May 7, 2024Updated 2 years ago